CaltechAUTHORS
  A Caltech Library Service

Stochastic assembly of sublithographic nanoscale interfaces

DeHon, André and Lincoln, Patrick and Savage, John E. (2003) Stochastic assembly of sublithographic nanoscale interfaces. IEEE Transactions on Nanotechnology, 2 (3). pp. 165-174. ISSN 1536-125X. http://resolver.caltech.edu/CaltechAUTHORS:DEHieeetn03b

[img]
Preview
PDF
See Usage Policy.

1164Kb

Use this Persistent URL to link to this item: http://resolver.caltech.edu/CaltechAUTHORS:DEHieeetn03b

Abstract

We describe a technique for addressing individual nanoscale wires with microscale control wires without using lithographic-scale processing to define nanoscale dimensions. Such a scheme is necessary to exploit sublithographic nanoscale storage and computational devices. Our technique uses modulation doping to address individual nanowires and self-assembly to organize them into nanoscale-pitch decoder arrays. We show that if coded nanowires are chosen at random from a sufficiently large population, we can ensure that a large fraction of the selected nanowires have unique addresses. For example, we show that N lines can be uniquely addressed over 99% of the time using no more than /spl lceil/2.2log/sub 2/(N)/spl rceil/+11 address wires. We further show a hybrid decoder scheme that only needs to address N=O(W/sub litho-pitch//W/sub nano-pitch/) wires at a time through this stochastic scheme; as a result, the number of unique codes required for the nanowires does not grow with decoder size. We give an O(N/sup 2/) procedure to discover the addresses which are present. We also demonstrate schemes that tolerate the misalignment of nanowires which can occur during the self-assembly process.


Item Type:Article
Additional Information:“©2003 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.” Manuscript received April 28, 2003; revised June 1, 2003. This work was supported by the Defense Advanced Research Projects Agency Moletronics Program under Grant ONR N00014–01-0651 and by the National Science Foundation under Grant CCR-0210225. The authors would like to thank C. Lieber, D. Wang, and Z. Zhong for their support in this work.
Subject Keywords:Bootstrapping, electronic nanotechnology, molecular electronics, nanoscale interfacing, stochastic assembly
Record Number:CaltechAUTHORS:DEHieeetn03b
Persistent URL:http://resolver.caltech.edu/CaltechAUTHORS:DEHieeetn03b
Alternative URL:http://dx.doi.org/10.1109/TNANO.2003.816658
Usage Policy:No commercial reproduction, distribution, display or performance rights in this work are provided.
ID Code:1028
Collection:CaltechAUTHORS
Deposited By: Archive Administrator
Deposited On:02 Dec 2005
Last Modified:26 Dec 2012 08:42

Repository Staff Only: item control page