DeHon, André (2003) Array-based architecture for FET-based, nanoscale electronics. IEEE Transactions on Nanotechnology, 2 (1). pp. 23-32. ISSN 1536-125X. http://resolver.caltech.edu/CaltechAUTHORS:DEHieeetn03a
See Usage Policy.
Use this Persistent URL to link to this item: http://resolver.caltech.edu/CaltechAUTHORS:DEHieeetn03a
Advances in our basic scientific understanding at the molecular and atomic level place us on the verge of engineering designer structures with key features at the single nanometer scale. This offers us the opportunity to design computing systems at what may be the ultimate limits on device size. At this scale, we are faced with new challenges and a new cost structure which motivates different computing architectures than we found efficient and appropriate in conventional very large scale integration (VLSI). We sketch a basic architecture for nanoscale electronics based on carbon nanotubes, silicon nanowires, and nano-scale FETs. This architecture can provide universal logic functionality with all logic and signal restoration operating at the nanoscale. The key properties of this architecture are its minimalism, defect tolerance, and compatibility with emerging bottom-up nanoscale fabrication techniques. The architecture further supports micro-to-nanoscale interfacing for communication with conventional integrated circuits and bootstrap loading.
|Additional Information:||“©2003 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.” Received July 27, 2002; revised October 22, 2002. This work was supported by the Defense Advanced Research Project Agency (DARPA) Moletronics Program under Grant ONR N00014-01-0651.|
|Subject Keywords:||Bootstrapping, electronic nanotechnology, molecular electronics, nanoscale FET logic, programmable architecture|
|Usage Policy:||No commercial reproduction, distribution, display or performance rights in this work are provided.|
|Deposited By:||Archive Administrator|
|Deposited On:||02 Dec 2005|
|Last Modified:||26 Dec 2012 08:42|
Repository Staff Only: item control page