Tierno, José A. and Martin, Alain J. and Borkovic, Drazen and Lee, Tak Kwan (1994) A 100-MIPS GaAs asynchronous microprocessor. IEEE Design and Test of Computers, 11 (2). pp. 43-49. ISSN 0740-7475. http://resolver.caltech.edu/CaltechAUTHORS:TIEieeedtc94
See Usage Policy.
Use this Persistent URL to link to this item: http://resolver.caltech.edu/CaltechAUTHORS:TIEieeedtc94
The authors describe how they ported an asynchronous microprocessor previously implemented in CMOS to gallium arsenide, using a technology-independent asynchronous design technique. They introduce new circuits including a sense-amplifier, a completion detection circuit, and a general circuit structure for operators specified by production rules. The authors used and tested these circuits in a variety of designs.
|Additional Information:||©1994 IEEE. Reprinted with permission. Publication Date: Summer 1994. We are indebted to Marcel van der Goot, Steve Burns, Pieter Hazewindus, H. Peter Hofstee, Ray Milano, and Cindy Hibbert. The research described in this article was sponsored by the Advanced Research Projects Agency, under ARPA order 6202, and monitored by the Office of Naval Research, under contract N00014-87-K-0745.|
|Subject Keywords:||logic design; microprocessor chips; sequential circuits; 100 MIPS; CMOS; asynchronous microprocessor; circuit structure; completion detection circuit; gallium arsenide; production rules; sense-amplifier; technology-independent asynchronous design|
|Usage Policy:||No commercial reproduction, distribution, display or performance rights in this work are provided.|
|Deposited By:||Kristin Buxton|
|Deposited On:||16 May 2008|
|Last Modified:||26 Dec 2012 10:01|
Repository Staff Only: item control page