Silicon optical nanocrystal memory

R. J. Walters, P. G. Kik, J. D. Casperson, and H. A. Atwater
Thomas J. Watson Laboratories of Applied Physics, California Institute of Technology, Pasadena, California 91125
R. Lindstedt, M. Giorgi, and G. Bourianoff
Intel Corporation, Hillsboro, Oregon 97124

(Received 19 January 2004; accepted 22 July 2004)

We describe the operation of a silicon optical nanocrystal memory device. The programmed logic state of the device is read optically by the detection of high or low photoluminescence intensity. The suppression of excitonic photoluminescence is attributed to the onset of fast nonradiative Auger recombination in the presence of an excess charge carrier. The device can be programmed and erased electrically via charge injection and optically via internal photoemission. Photoluminescence suppression of up to 80% is demonstrated with data retention times of up to several minutes at room temperature. © 2004 American Institute of Physics. [DOI: 10.1063/1.1795364]

Silicon nanocrystal based nonvolatile memory devices are now in advanced development and are expected to enter commercial production in the near future. In these all-electrical memory devices, the conventional polysilicon floating gate is replaced by a dense array of silicon nanocrystals embedded in the gate oxide. Performance benefits expected from this change in the floating gate structure include improved retention times and improved radiation hardness due to decreased sensitivity to localized oxide leakage paths as well as improved prospects for CMOS integration due to improved retention times and improved radiation hardness. As we describe in this letter, a silicon nanocrystal floating gate additionally allows for the design of optically addressed memory devices that take advantage of the luminescence emission characteristics of silicon quantum dots for data storage and retrieval.

Optical memory is a technology that could potentially replace electrical data buffers in optical communication systems and allow for the elimination of the accompanying optical-to-electrical conversion hardware. Previously, optical memory devices have been implemented in III–V quantum dot systems, albeit at cryogenic temperatures. Room temperature operation is not possible in these devices because carriers are confined in relatively shallow potential wells. While similar devices have been fabricated in II–VI materials that can operate at room temperature, silicon based optical nanocrystal memory offers the possibility for implementation in industry compatible fabrication processes.

The memory devices are read optically by monitoring the photoluminescence (PL) intensity, which varies according to the average charge state of the nanocrystals embedded in the device. The suppression of PL in charged nanocrystals is ascribed to fast nonradiative Auger recombination processes in which relaxation of optically generated excitons occurs by energy transfer to a nearby excess charge carrier. Previous observations of PL “blinking” in isolated CdSe nanocrystals and experiments in chemical systems in which excess charge is stored on II–VI nanocrystals via a change in solvent pH confirm that PL can be suppressed in this way. Auger recombination is frequently considered to be an undesirable and potentially performance limiting process in nanocrystal optoelectronics, but we exploit Auger processes in these devices to actively modulate the PL output.

We demonstrate optical erasure of the charge state of nanocrystals in the floating gate via internal photoemission after an electrical write operation. This erase process is analogous to the procedure used in UVEEPROM technology. We have observed evidence of optically assisted electrical hole charging of nanocrystals. Purely optical charging of nanocrystals may be possible in addition to optical discharging, but will require further designs.

The silicon optical nanocrystal memory devices designed for this study are single reticle ring gate transistors with optically transparent gate electrodes fabricated on 300 nm p-type silicon wafers. An initially grown 15 nm dry thermal oxide was implanted with 28Si ions producing a distribution of silicon rich oxide with a peak composition of Si1.75O2 at a depth of ~10 nm as calculated with the TRIM Monte Carlo simulation code. The wafers were then annealed in a rapid thermal annealing furnace above 1000 °C in an atmosphere containing 2% O2 by partial pressure to precipitate nanocrystals from the supersaturated solid solution. The background oxygen pressure is utilized to suppress changes in the stoichiometry of the gate that may result from preferential oxygen desorption during the annealing process. A 40 nm polysilicon layer was then deposited to form a semitransparent, conducting gate contact layer. Subsequent photodoping patterning and etching was used to form ring gate transistor and MOS capacitor structures. Blanket implantations of 15P3+ and 33As7+ were used to degenerately dope both the gate contact and the source drain regions. A cross-sectional sketch of the device structure appears as an inset in Fig. 1.

Transmission electron microscopy in cross section was used to confirm the dimensions of the gate stack. Individual nanocrystals could not be resolved in these images due to low contrast between silicon and SiO2. The presence of Si nanocrystals in the oxide layer was independently verified using vacuum scanning tunneling microscopy measurements on samples in which the oxide layer of the gate stack was partially removed with buffered HF. From these measurements, we determine that the areal density of nanocrystals forming the floating gate array is at least ~4×1012/cm2 and
that the nanocrystals are ~2–4 nm in diameter. A maximum bound on the areal density can be derived from the total fluence of implanted silicon ions and is estimated to be within an order of magnitude of our lower bound. The discrepancy between these bounds may indicate a loss of nanocrystals during the partial etching procedure, a large population of small diameter (<1 nm) nanocrystals, and/or a significant loss of material to the bulk during the high temperature nanocrystal formation anneal.18

Device fields cleaved from the wafer were patterned with electrical contact pads consisting of a 10 nm Cr wetting layer followed by 100 nm of Au using a thermal evaporation and liftoff process and subsequently mounted in a Au wire bonded 40 pin ceramic dual inline package. The packaged devices were optically addressed in free space using an Ar+ pump beam at 457.9 nm focused to 1 mm² spot and simultaneously electrically addressed. A cryogenically cooled CCD array and a grating spectrometer were used to collect PL spectra. All spectra were corrected for detector sensitivity. Stray light was removed by optical filters. PL lifetime traces were collected with a thermoelectrically cooled photomultiplier tube and a grating spectrometer under excitation.

FIG. 1. Steady state PL spectra measured under various applied gate biases. Inset shows a schematic of the device indicating optical addressing of the nanocrystal floating gate through the semitransparent gate contact.

Deeper energy wells to confine the stored charge. We can further speculate that internal photoemission obscures the observation of a blue shift for electron storage by reducing the proportion of electron-charged large nanocrystals in steady state.

In order to analyze the memory performance of the device, the gate bias was swept to record hysteresis curves. Figure 2(a) contains normalized capacitance–voltage (C–V) electrical hysteresis traces for our memory device, in the dark and under laser illumination. The C–V traces collected under illumination20 show the inhibition of depletion due to optical carrier generation in the channel as well as the internal photoemission of stored electrons, which compresses the hysteresis away from positive gate biases. Assuming that charges are stored in the oxide according to a Gaussian distribution representative of the implanted silicon profile, we find that a sheet charge density of ~2 × 10¹² qe/cm² must be injected into the floating gate to change the threshold voltage by 1 V. We can therefore estimate a maximum sheet charge carrier density of ~5 × 10¹² qe/cm² in the oxide at the extremes of the hysteresis trace. This is close to the estimated lower bound on the nanocrystal density in the floating gate, suggesting that charge storage may saturate with an average of less than one charge carrier stored on each nanocrystal in the floating gate array.

In addition to the pronounced hysteresis in the C–V trace, a significant optical hysteresis is observed in the PL intensity, as shown in Fig. 2(b). The presence of hysteresis in the optical trace is attributed to the quasinonvolatile storage of charge in the nanocrystals. As can be seen in Fig. 2(b), the width of the optical hysteresis is diminished under increasing illumination intensity, suggesting that the optical excitation reduces charge retention. The effect is particularly pronounced for positive gate biases that we believe correspond to electron storage on nanocrystals. We attribute the decrease
in retention time to internal photoemission processes that discharge carriers from the nanocrystals to the channel. The closure of the hysteresis loop is thus evidence for the optically assisted programming of nanocrystals. Closure seems to saturate with increasing pump intensity, indicating that a steady-state level of charge retention is approached. The optical hysteresis loop is superimposed on a trend of PL quenching that is symmetric in gate bias. This component of the PL quenching is attributed to nonradiative recombination paths related to volatile charge storage. These volatile quenching sites are assumed to be a consequence of nonidealities in our fabrication process.

PL decay traces in Fig. 2(c) were recorded at the emission peak of 760 nm at various gate biases and fit to stretched exponential functions, yielding experimental lifetimes from 4–9 μs with the β parameter held constant at 0.7. These PL decay lifetimes are consistent with previous studies of nanocrystals fabricated by ion implantation. The reduction in the PL decay lifetime under an applied gate bias is a signature of energy exchange between nanocrystals. We suggest that charged nanocrystals are rendered “dark” by Auger recombination and do not contribute to the recorded PL decay lifetime traces directly, but the remaining ensemble of neutral nanocrystals emit light with a reduced lifetime due to exchange of excitons with the “dark” charged nanocrystals. We can estimate that such an exchange occurs with a characteristic lifetime of about 10 μs at the extremes of applied gate bias, as the experimental PL decay lifetime is reduced by a factor of two.

To further investigate memory retention in our devices, we recorded PL transient response curves, in which the PL intensity is monitored at the peak of spectra recorded at 3 s intervals, while the bias condition is stepped from 0 V to a particular gate bias for several minutes and then returned to 0 V. Figure 3 shows such a transient response curve recorded for a −3 V gate bias at several illumination intensities. The data have been averaged over ten measurements and normalized to the initial steady state PL intensity. This gate bias is in the optically assisted programming regime, where the illumination intensity has the greatest effect on the charging dynamics. Transient response curves recorded for gate biases of −6 V exhibit a sharp onset of PL quenching on time scales that will be addressed in further experiments.

We can see from the transient response curves that illumination at high intensity reduces the retention time of the memory device. This effect is attributed to optical erasure of the nanocrystals via internal photoemission, as indicated in the inset band diagram of Fig. 3. The efficiency of the photoemission erasure mechanism should increase with increasing excitation photon energy. Thus we would expect data retention to be maximized for the case of resonant excitation, which would be the least destructive read operation possible. Preliminary measurements in which the devices are pumped at wavelengths above 457.9 nm suggest that retention indeed improves.

In summary, we have demonstrated a silicon optical nanocrystal memory device fabricated via ion implantation that can be read and erased optical or electrically. Data retention times are of order 100 s. Measurement of the electrical programming speed was experimentally limited in this experiment to a resolution of 3 s.

This work was supported by Intel Corporation and NASA. One of the authors (R.J.W.) gratefully acknowledges NDSEG Fellowship support through the Army Research Office.

2B. E. White, Jr., et al., IEDM Tech. Dig. 601 (2003).