CaltechAUTHORS
  A Caltech Library Service

Pipelining saturated accumulation

Papadantonakis, Karl and Kapre, Nachiket and Chang, Stephanie and DeHon, André (2005) Pipelining saturated accumulation. In: 2005 IEEE International Conference on Field-Programmable Technology. IEEE , Piscataway, NJ, pp. 19-26. ISBN 0-7803-9407-0 http://resolver.caltech.edu/CaltechAUTHORS:20110816-113648980

Full text is not posted in this repository. Consult Related URLs below.

Use this Persistent URL to link to this item: http://resolver.caltech.edu/CaltechAUTHORS:20110816-113648980

Abstract

Aggressive pipelining allows FPGAs to achieve high throughput on many Digital Signal Processing applications. However, cyclic data dependencies in the computation can limit pipelining and reduce the efficiency and speed of an FPGA implementation. Saturated accumulation is an important example where such a cycle limits the throughput of signal processing applications. We show how to reformulate saturated addition as an associative operation so that we can use a parallel-prefix calculation to perform saturated accumulation at any data rate supported by the device. This allows us, for example, to design a 16-bit saturated accumulator which can operate at 280MHz on a Xilinx Spartan-3 (XC3S-5000-4), the maximum frequency supported by the component’s DCM.


Item Type:Book Section
Related URLs:
URLURL TypeDescription
http://dx.doi.org/10.1109/FPT.2005.1568519 DOIUNSPECIFIED
http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1568519PublisherUNSPECIFIED
Additional Information:© 2005 IEEE. Issue Date: 11-14 Dec. 2005. Date of Current Version: 10 January 2006. This research was funded in part by the NSF under grant CCR-0205471. Stephanie Chan was supported by the Marcella Bonsall SURF Fellowship. Karl Papadantonakis was supported by a Moore Fellowship. Scott Weber and Eylon Caspi developed early FPGA implementations of ADPCM which helped identify this challenge. Michael Wrighton provided VHDL coding and CAD tool usage tips.
Funders:
Funding AgencyGrant Number
NSFCCR-0205471
Marcella Bonsall SURF FellowshipUNSPECIFIED
Moore FellowshipUNSPECIFIED
Other Numbering System:
Other Numbering System NameOther Numbering System ID
INSPEC Accession Number8825611
Record Number:CaltechAUTHORS:20110816-113648980
Persistent URL:http://resolver.caltech.edu/CaltechAUTHORS:20110816-113648980
Official Citation:Papadantonakis, K.; Kapre, N.; Chan, S.; DeHon, A.; , "Pipelining saturated accumulation," Field-Programmable Technology, 2005. Proceedings. 2005 IEEE International Conference on , vol., no., pp.19-26, 11-14 Dec. 2005 doi: 10.1109/FPT.2005.1568519 URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=1568519&isnumber=33244
Usage Policy:No commercial reproduction, distribution, display or performance rights in this work are provided.
ID Code:24888
Collection:CaltechAUTHORS
Deposited By: Tony Diaz
Deposited On:14 Sep 2011 15:37
Last Modified:14 Sep 2011 15:37

Repository Staff Only: item control page