A Compiler Algorithm for Managing Asynchronous Memory Read Completion

Daniel Maskit

Scalable Concurrent Programming Laboratory
California Institute of Technology

January 15, 1996

Abstract

Computers with conventional memory systems have a predictable latency between initiation and completion of a memory read. On such machines it is relatively easy for either the compiler or the processor to guarantee that a load has completed before further references to the loaded register are made. In a machine with a logically shared, but physically distributed, memory, these latencies are not statically predictable. Some existing systems, such as the Cray T3D, deal with this problem by using a hardware mechanism to enforce synchronization on a register which is the target of a remote memory access. The M-Machine currently being designed by the Concurrent VLSI Architecture Group at MIT performs remote memory accesses asynchronously, and allows program execution to continue while the access is outstanding, but does not enforce synchronization in hardware. This architectural simplification, and resulting relaxation of memory completion semantics, poses a challenge to the compiler: how can this simpler memory system be efficiently supported while maintaining program correctness. In particular, what is required to guarantee that there are no conflicts between completion of a memory operation by placing a value into a register, and other uses of the register being written. This paper describes a general solution to this problem, develops an algorithm to implement it, and shows that the algorithm is correct.

1The research described in this report is sponsored primarily by the Advanced Research Projects Agency under contract number DABT63-95-C-0116. The information contained herein does not necessarily reflect the position or policy of the government of the United States, and no official endorsement should be inferred.
1 Overview

Computers with conventional memory systems have a predictable latency between initiation and completion of a memory read. On such machines it is relatively easy for either the compiler or the processor to guarantee that a load has completed before further references to the loaded register are made. In a machine with a logically shared, but physically distributed memory, these latencies are not statically predictable. The standard method for dealing with this issue in hardware is to have operations check the synchronization state of their destination register and block until the register is in a stable state. This technique is used on machines such as the Cray T3D.

The M-Machine currently being designed by the Concurrent VLSI Architecture Group at MIT will perform remote memory accesses asynchronously, but does not check the synchronization state of registers prior to overwriting them. This allows processing to continue while awaiting completion of a remote memory access, but does not require the hardware complexity to allow reading the synchronization state prior to writing over the register. This architectural decision is necessitated by the use of multiple loosely-coupled processor clusters on a single chip. The necessary hardware interlocks to manage memory synchronization could not be implemented without significant complications. This architectural simplification, and resultant relaxation of memory completion semantics, poses a challenge to the compiler: how can this memory system be efficiently supported while maintaining program correctness? In particular, what is required to guarantee that there are no conflicts between completion of a memory operation and other uses of the destination for that operation?

This paper describes a general solution to this problem, develops an algorithm to implement it, and shows that the algorithm is correct.

2 Problem description

This section describes the problem of write-after-write hazards. As part of this description some terminology is introduced. This terminology is used for formulating the solution to the problem.

The following definitions will facilitate discussion of this issue. The set of possible machine operations can be divided into three categories that differ in their handling of synchronization state of registers. Within this paper, READ operations are defined to be the only operations that perform synchronization.

- LOAD places a value into a destination register. The completion of a LOAD can occur significantly after its initiation. When a LOAD is initiated it sets a synchronization flag associated with the destination register. This flag is cleared when the LOAD completes.
• **READ** takes a value from a *source* register and uses it to perform some operation (such as *add*, *subtract*, *compare*, etc.). **READS** will not begin until the synchronization flag on the *source* register is cleared.

• **WRITE** places a value into a *destination* register. **WRITES** will complete even if the synchronization flag on the *destination* register was set when they started. After a **WRITE** has completed, the synchronization flag on the *destination* register is always cleared.

### 2.1 Problem 1: Delayed Loads

Figure 1 shows a code fragment which illustrates a problem with this system: if a **WRITE** has as its *destination* a register which has its synchronization flag set, this register could end up in an undesired state. The value *p* is LOADED into *r1*. If *q = 0*, the program will stall until the **LOAD** completes, and then **READ** *r1* and add it to *r2*. If *q ≠ 0*, *r1* could be **WRITTEN** before the **LOAD** completes. Figure 2 shows a worst-case timing sequence. In this case, in between the literal *#1* being **WRITTEN** to *r1*, and *r1* being returned, the **LOAD** completes, overwriting the value *#1* in *r1*. The result is that even though *q ≠ 0*, the return value is *p*, rather than the expected *#1*.

```plaintext
a = *p;; LOAD p, r1 ;; LOAD from location p into r1
if(q == 0) EQUAL q, 0, cc0 ;; Check (q == 0)
BF cc0, L1 ;; If false, branch to L1
a = a + b;; ADD r2, r1, r2 ;;Add r1 to r2
JMP L2
else
L1:
a = 1;; MOVE #1, r1 ;;WRITE r1
L2:
return a;; RETURN r1
```

Figure 1: Delayed Load

### 2.2 Problem 2: Multiple Loads

Figure 3 shows a second problem: If a **LOAD** to a register is followed by a second **LOAD** to the same register, the contents of the register will be unknown. Here, the value *p* is LOADED into *r1*. If *q = 0*, the value *b* could be LOADED into *r1* before the load of *p* completes. In this case, in between *b* being LOADED into *r1*, and *r1* being **READ**, the **LOAD** of *p* completes, overwriting the value in *r1*. The result is that even though *q = 0*, the return value is *r4 + p*, rather than the expected *r4 + b*.
Figure 2: Worst-case Timing for Delayed Load

\[
\begin{align*}
&\text{LOAD } p, r1 \quad \text{LOAD initiated} \\
&\quad \quad r1 = \text{UNKNOWN} \\
&\quad \quad \text{SYNC}(r1) = \text{TRUE} \\
&\quad \quad \text{Take FALSE Branch} \\
&\quad \quad r1 = #1 \\
&\quad \quad \text{SYNC}(r1) = \text{FALSE} \\
&\quad \quad \text{LOAD completes} \\
&\quad \quad r1 = \ast p \\
&\quad \quad \text{SYNC}(r1) = \text{FALSE} \\
&\quad \quad \text{RETURN } r1
\end{align*}
\]

Figure 3: Multiple Loads

\[
\begin{align*}
a = \ast p; \\
if(q == 0) \quad \text{LOAD } p, r1 \quad ; \text{LOAD from location } p \text{ into } r1 \\
\quad \quad \text{EQUAL } q, 0, cc0 \quad ; \text{Check } (q == 0) \\
\quad \quad \text{BF } cc0, L1 \quad ; \text{If false, branch to } L1 \\
\quad \quad a = \ast b; \\
\quad \quad \text{LOAD } b, r1 \\
\quad \quad L1: \\
\quad \quad a = a + c; \\
\quad \quad \text{ADD } r1, r4, r4 \quad ; \text{READ } r1, r4; \text{WRITE } r4 \\
\quad \quad \text{RETURN } r4
\end{align*}
\]
The condition that needs to be met can be stated as:

Guarantee that no WRITE or LOAD has as its destination a register whose synchronization flag is set.

This can be achieved within a basic block using a single forward pass over the block, and inserting correction code when a problematic instruction is encountered. To achieve correctness READS can be inserted to force synchronization. However, complications arise when dealing with transitions between basic blocks, as this requires transmitting state information across block boundaries.

---

**Figure 4: Adjacent Block Scheduling**

In addition, transitions between blocks must also be managed. To provide for a more general treatment, the scheduling of basic blocks is assumed to have no fixed ordering. Therefore, any or all of these other basic blocks might already be scheduled. This situation is illustrated in Figure 4. This figure shows four basic blocks. Two of these basic blocks have already been scheduled; two of the blocks are as yet unscheduled. One of the unscheduled blocks has been selected as the next block to be scheduled. As can be seen, there are operations in both the preceding and succeeding scheduled block which might require action within the current block. For example, if the first instruction in the current block is a WRITE R4, this is one of the situations which requires an inserted READ. Similarly, if the last instruction is a LOAD R3, the state of the predecessor guarantees that this is a safe operation to perform.

The problem thus becomes:
Ensure that register states from scheduled predecessors are respected. Generate a schedule for the current block, inserting synchronizing \texttt{READS} where required. Examine scheduled successors, insert any required \texttt{READS} to guarantee proper transition from current block into scheduled blocks. Ensure that the proper information is made available to all predecessors and successors that have not yet been scheduled.

3 Overview of solution

The solution to this problem can be broken into three tasks of definition: define how to schedule the code for a basic block; define what information needs to be transmitted from one block to another; and define how to handle information from a neighboring block which is already scheduled. The key to resolving the problematic state transitions is to insert code to perform a READ so as to guarantee synchronization.

There are three possible states for a given register. Each of these states can be determined by being inherited from a predecessor, established in the current block, or upwardly-exposed from a successor.

- \textbf{HOT}. The synchronization bit for the register is set; or the upwardly-exposed reference to this register is a \texttt{LOAD}.

- \textbf{COLD}. The synchronization bit for the register is cleared. There either is no upwardly exposed reference, or the exposed reference is a \texttt{WRITE}.

- \textbf{GROUNDSED}. The exposed reference to this register is a \texttt{READ}.

In general, the final state of registers for a basic block is determined by the initial state of the registers inherited from any predecessors that have already been scheduled, and the set of operations that is performed on each register within the block. Once this state has been determined, there is one possible complication that can arise: if one or more successors have been scheduled, a check must be made to ensure that there are no conflicts between the final state for the current block and the initial state of the scheduled successors. This is done by examining the \textit{upwardly-exposed} state of each register in the successors. This state is determined by the first use of each register within the successor.

While within a block, it is necessary to have available information about the block’s successors and predecessors. It is possible to structure a solution so that only immediately adjoining blocks which have been scheduled are of interest. If an adjoining block has been scheduled, the exposed state within the scheduled block of all registers is relevant.

There are two types of information that need to be communicated between adjoining blocks. The first type of information is a list of registers which are \texttt{HOT} on exit from the block. This information is called \texttt{HOTB}, and can flow from a predecessor into the current block, or from the current block into a successor. The second type of information is what
type of operation is performed as the first access to each register within a given block. This information is called \( \text{STATE}_b \), and can flow from the current block to a predecessor, or from a successor to the current block.

If a predecessor has not been scheduled, there is no initial flow of information between the predecessor and the current block. When scheduling is completed, \( \text{STATE}_b \) is made available to the predecessor.

If a successor has not been scheduled, there is no initial flow of information between the successor and the current block. When scheduling is completed, \( \text{HOT}_b \) is made available to the successor.

If a predecessor has been scheduled, \( \text{HOT}_p \) flows from the predecessor to the current block. The initial value for \( \text{HOT}_b \) for the current block is the union of \( \text{HOT}_p \) from all scheduled predecessors.

If a successor has been scheduled, \( \text{STATE}_s \) flows from the successor to the current block.

![State Transition Diagram](image)

Figure 5: State Transition Diagram

If a successor has already been scheduled, a determination needs to be made as to whether the ending state from the current block is consistent with the first usage in the next block. Leaving the current block, each register is identified as either \( \text{HOT} \) or \( \text{COLD} \). If a register is \( \text{COLD} \) on exit from the current block, then any initial operation using that register in the next block is correct. If a register is \( \text{HOT} \), however, the only initial operation that is legal is a \( \text{READ} \). If the upwards-exposed reference to a register is a \( \text{READ} \), the register state is \( \text{GROUNDED} \). If the \( \text{STATE} \) for a register in all scheduled successors is \( \text{GROUNDED} \), then it is acceptable for the register to be \( \text{HOT} \) on exit from the current block. Otherwise, it is necessary to \( \text{GROUND} \) the register by performing a \( \text{READ} \) on the register prior to exiting the current block. The full set of state transitions is shown in Figure 5.
4 Algorithm

Recall that the problem being solved is:

Ensure that register states from scheduled predecessors are respected. Generate a schedule for the current block, inserting synchronizing \texttt{READS} where required. Examine scheduled successors, insert any required \texttt{READS} to guarantee proper transition from current block into scheduled blocks. Ensure that the proper information is made available to all predecessors and successors that have not yet been scheduled.

To facilitate formulation of an algorithm to solve this problem, registers are defined as being in one of three states: \texttt{HOT} registers have their synchronization bit set; \texttt{GROUNDED} registers had their synchronization bit cleared by a \texttt{READ}; \texttt{COLD} registers had their synchronization bit cleared by a \texttt{WRITE}. The state \texttt{GROUNDED} is only relevant for managing transitions from a block to a scheduled successor; and only needs to appear in the \texttt{STATE} passed from a scheduled successor to the current block. Within a block, it is sufficient to know if a register is \texttt{HOT} or \texttt{COLD}.

\begin{figure}[h]
\centering
\includegraphics[width=0.5\textwidth]{state_transitions}
\caption{State Transitions for Single-Instruction Scheduling}
\end{figure}

At any point in the scheduling of a block, there will be some set of instructions which have already been scheduled, a set \texttt{HOT\_current}_{\text{b}} of registers with their synchronization bit set, and a next instruction to be scheduled. The possible state transitions for each register referenced in the next instruction are shown in Figure 6. For any given register, if the register is not in \texttt{HOT\_current}_{\text{b}} initially, any operation can be performed without special handling. If the performed operation is a \texttt{LOAD}, the register is placed in \texttt{HOT\_current}_{\text{b}}. If the register is initially in \texttt{HOT\_current}_{\text{b}}, the only operation which can be performed
without special handling is a synchronizing READ. Any other operation will destroy the synchroniztion state of the register. To compensate for this, a READ must be inserted prior to issuing the instruction so that the register synchroniztion state is cleared before the register is overwritten. If either a READ or a WRITE is performed, the register is removed from the set $\text{HOT_{current}}_b$.

The general outline of the algorithm is shown in Figure 7. Iterating until all basic blocks have been scheduled, select a basic block. The routine $\text{SelectBlock}()$ chooses the next block to be scheduled. The criteria used to make this selection need not be specified as they do not affect the workings of the algorithm. It is guaranteed that the return value from $\text{SelectBlock}()$ is a block which has not yet been scheduled. Calculate $\text{HOT_{initial}}_b$ for the selected block $b$. Schedule the instructions within this basic block. Calculate $\text{STATE_{incoming}}_b$ for this block. For any register which was not referenced in this block, set $\text{STATE}_b(r)$ for that register to $\text{STATE_{incoming}}_b(r)$. Generate any compensation code needed to reconcile $\text{HOT_{current}}_b$ with $\text{STATE_{incoming}}_b$.

---

while (not all blocks scheduled)
  
  $b = \text{SelectBlock}()$;
  
  $\text{HOT_{initial}}_b = \emptyset$;
  
  for all predecessors $p$ of $b$
    
    if (predecessor $p$ scheduled)
      $\text{HOT_{initial}}_b = \text{HOT_{initial}}_b \cup \text{HOT_{final}}_p$;
      
    $\text{HOT_{current}}_b = \text{HOT_{initial}}_b$
      
  Schedule($b$);
  
  $\text{STATE_{incoming}}_b = \text{JoinSuccessorStates}($b$)$;
    
  for all registers $r$
    
    if ($r \in \text{HOT_{current}}_b$ AND $\text{STATE_{incoming}}_b(r) \neq \text{GROUNDED}$)
      issue read of $r$
      
    remove $r$ from $\text{HOT_{current}}_b$
      
    if ($\text{STATE}_b(r) = \text{NULL}$)
      $\text{STATE}_b(r) = \text{GROUNDED}$;
      
    if ($\text{STATE}_b(r) = \text{NULL}$)
      $\text{STATE}_b(r) = \text{STATE_{incoming}}_b(r)$;
      
    $\text{HOT_{final}}_b = \emptyset$
      
  Mark $b$ as scheduled

---

Figure 7: General Outline of Algorithm

The algorithm for scheduling the instructions within a basic block is shown in Figure 8. This algorithm iterates over all of the instructions within a basic block, ensuring that all operations are scheduled and all necessary READS are inserted. In addition, this algorithm determines the value of $\text{STATE}_b(r)$ for all registers referenced in the block, and maintains the membership information for the set $\text{HOT_{current}}_b$. 

8
for each operation O {
    if O is a READ {
        if \( \text{STATE}_b(\text{source}(O)) = \text{NULL} \)
            \( \text{STATE}_b(\text{source}(O)) = \text{GROUNDED} \)
        if \( \text{STATE}_b(\text{target}(O)) = \text{NULL} \)
            \( \text{STATE}_b(\text{target}(O)) = \text{COLD} \)
        if source(O) \in \text{HOT}_b \text{current}_b
            remove source(O) from \text{HOT}_b \text{current}_b
    }

    if O is a WRITE {
        if target(O) \in \text{HOT}_b \text{current}_b {
            issue \text{READ} of target(O)
            remove target(O) from \text{HOT}_b \text{current}_b
        }
        if \( \text{STATE}_b(\text{target}(O)) = \text{NULL} \)
            \( \text{STATE}_b(\text{target}(O)) = \text{COLD} \)
    }

    if O is a LOAD {
        if target(O) \in \text{HOT}_b \text{current}_b {
            issue \text{READ} of target(O)
            if \( \text{STATE}_b(\text{target}(O)) = \text{NULL} \)
                \( \text{STATE}_b(\text{target}(O)) = \text{GROUNDED} \)
        } else {
            add target(O) to \text{HOT}_b \text{current}_b
            if \( \text{STATE}_b(\text{target}(O)) = \text{NULL} \)
                \( \text{STATE}_b(\text{target}(O)) = \text{HOT} \)
        }
        issue O
    }
}

Figure 8: Scheduling Algorithm for a Basic Block
The routine JoinSuccessorStates() is shown in Figure 9. This routine examines STATE for all scheduled successors, and merges them into one STATE.

for all registers $r$

\[ \text{STATE}_b(r) = \text{GROUNDED}; \]

for all scheduled successors $s$ of $b$

for all registers $r$

if \((\text{STATE}_b(r) = \text{HOT} \lor \text{STATE}_s(r) = \text{HOT})\)

\[ \text{STATE}_b(r) = \text{HOT}; \]

else if \((\text{STATE}_b(r) = \text{COLD} \lor \text{STATE}_s(r) = \text{COLD})\)

\[ \text{STATE}_b(r) = \text{COLD}; \]

return \(\text{STATE}_b\);

Figure 9: Algorithm for Merging STATE from Scheduled Successors

5 Correctness of the Algorithm

This section demonstrates that the algorithm presented in the previous section will guarantee that the synchronization state of a register is always cleared before an operation using that register as its destination is issued. This is shown by providing more formal definitions for the concepts discussed in previous sections, describing invariants for the algorithm, and then providing a demonstration of correctness.

5.1 Basic Definitions

This following provides more formal definitions for many of the concepts introduced in the previous several sections.

\( \mathbf{B} \) is the complete set of basic blocks in a program.

\( \mathbf{R} \) is the complete set of available machine registers.

\( \text{SCHEDULED}(b) = \text{TRUE} \) if code has been generated for block $b$.

\( \text{FIRST}(b, r), b \in \mathbf{B}, r \in \mathbf{R}, \) is the first operation in a block $b$ that references $r$ as source and/or destination. \( \text{FIRST}(b, r) \) is one of \text{READ}, \text{WRITE}, \text{LOAD}.

\( \text{LAST}(b, r), b \in \mathbf{B}, r \in \mathbf{R}, \) is the last operation in a block $b$ that references $r$ as source and/or destination. \( \text{LAST}(b, r) \) is one of \text{READ}, \text{WRITE}, \text{LOAD}.

\( \text{SOURCE}((\text{OP}(b, r))) = \text{TRUE} \) if $r$ is a source for \( \text{OP}(r) \) in $b$.

\( \text{OP} \in \{\text{FIRST, LAST}\}, r \in \mathbf{R}, b \in \mathbf{B} \).
DESTINATION(\text{OP}(b,r)) = \text{TRUE} \text{ if } r \text{ is a destination for } \text{OP}(r) \text{ in } b.
\text{OP} \in \{\text{FIRST}, \text{LAST}\}, \ r \in \text{R}, b \in \text{B}.

\text{SUCCESSOR}(b,s) = \text{TRUE} \text{ if } b,s \in \text{B} \land s \text{ is a successor of } b.

\text{PREDECESSOR}(b,p) = \text{TRUE} \text{ if } b,p \in \text{B} \land p \text{ is a predecessor of } b.

If an instruction has a register as both source and destination, the state of the register after the instruction has been performed is determined as if the register were only the destination. The use of the register as source ensures that correction code will not be necessary prior to executing the instruction.

Initially \text{STATE}_b = \emptyset

### 5.2 Definitions for Transitional Information

Given these definitions, it is possible to define rules for determining the state visible from outside a scheduled block. First, the definition of \text{STATE}_b, which is the upwardly exposed register information for the block \(b\). If the first reference to a register performs a \text{READ} on the register, then \text{STATE}_b(r) for that register is \text{GROUNDED}:

\text{\text{SOURCE}(FIRST}(b,r)) = \text{TRUE} \rightarrow \text{STATE}_b(r) = \text{GROUNDED}

If the first instruction that accesses a register uses that register as both source and destination, \text{STATE}_b(r) is \text{GROUNDED}, as the subsequent use of the register as destination is not the first reference to the register. If the first reference to a register is as destination, the operation could be either a \text{WRITE} or a \text{LOAD}. If it is a \text{WRITE}, then \text{STATE}_b(r) is \text{COLD}, if it is a \text{LOAD}, then \text{STATE}_b(r) is \text{HOT}:

\text{\text{SOURCE}(FIRST}(b,r)) = \text{FALSE} \land \text{FIRST}(b,r) = \text{WRITE} \rightarrow \text{STATE}_b(r) = \text{COLD}

\text{\text{SOURCE}(FIRST}(b,r)) = \text{FALSE} \land \text{FIRST}(b,r) = \text{LOAD} \rightarrow \text{STATE}_b(r) = \text{HOT}

Once it is possible to derive the definition of \text{STATE}_b for one block, it is possible to combine the \text{STATE}_b for all scheduled successors of that block once some rules of precedence are defined. If \text{STATE}_p(r) = \text{HOT} for any predecessor, \text{STATE}_{\text{incoming}}_b(r) = \text{HOT}. If \text{STATE}_p(r) \neq \text{HOT} for all predecessors, but \text{STATE}_p(r) = \text{COLD} for any predecessor, \text{STATE}_{\text{incoming}}_b(r) = \text{COLD}. Otherwise, \text{STATE}_p(r) = \text{GROUNDED} for all predecessors, and \text{STATE}_{\text{incoming}}_b(r) = \text{GROUNDED}. Given these rules, it is possible to define:

\text{STATE}_{\text{incoming}}_b = \{ \cap_i \text{STATE}_{b_i} \mid b_i \in \text{B} \land \text{SCHEDULED}(b_i) = \text{TRUE} \\
\quad \land \text{SUCCESSOR}(b,b_i) = \text{TRUE} \}

There are two rules needed for determining \text{HOT}_{\text{final}}_b. If the last reference to a register uses the register as destination, and the operation is a \text{LOAD}, then \text{HOT}_{\text{final}}_b(r) for that register is \text{TRUE}. In all other cases, \text{HOT}_{\text{final}}_b(r) for that register is \text{FALSE}:
DESTINATION(LAST(b, r)) = TRUE \land \text{LAST}(b, r) = \text{LOAD} \\
\rightarrow \text{HOT}_{\text{final}_b}(r) = \text{TRUE} \\
\text{DESTINATION}(\text{LAST}(b, r)) = \text{FALSE} \lor \text{LAST}(b, r) \neq \text{LOAD} \\
\rightarrow \text{HOT}_{\text{final}_b}(r) = \text{FALSE}

For a given block, $\text{HOT}_{\text{initial}_b}$ is the union of the sets $\text{HOT}_{\text{final}_p}$ from all of the previously scheduled successors. For this union operation, a register is considered to be in $\text{HOT}_{\text{final}_p}$, iff $\text{HOT}_{\text{final}_p}(r) = \text{TRUE}$. This leads to the definition:

$$
\text{HOT}_{\text{initial}_b} = \{ \cup_i \text{HOT}_{\text{final}_{b_i}} | b_i \in B \land \text{SCHEDULED}(b_i) = \text{TRUE} \land \text{PREDECESSOR}(b, b_i) = \text{TRUE} \}
$$

### 5.3 Invariants, Preconditions and Postcondition

The preconditions for the algorithm are:

- $B$ contains all of the basic blocks for a procedure.
- The graph containing $B$ is properly organized to represent the relationships between all blocks and their predecessors/successors
- Each $b \in B$ contains a set of operations $\{O | O \in \{\text{READ, WRITE, LOAD}\}\}$
- All operations are legal to issue
- $b \in B \rightarrow \text{SCHEDULED}(b) = \text{FALSE}$

The invariants for this algorithm are:

- $b \in B \land \text{SCHEDULED}(b) = \text{TRUE} \rightarrow$ All original operations in $b$ have been issued.
- $b \in B \land \text{SCHEDULED}(b) = \text{TRUE} \rightarrow$ All required READS have been inserted in $b$.
- $b \in B \land \text{SCHEDULED}(b) = \text{TRUE} \rightarrow \text{HOT}_{\text{final}_b}$ is correct.
- $b \in B \land \text{SCHEDULED}(b) = \text{TRUE} \rightarrow \text{STATE}_b$ is correct.

As long as these invariants are preserved, there is only one necessary postcondition for the algorithm:

- $b \in B \rightarrow \text{SCHEDULED}(b) = \text{TRUE}$
5.4 Demonstration of Correctness

Initially, no blocks have been scheduled, and all invariants are trivially preserved. If $B = \emptyset$, then there are no basic blocks within the current procedure, and the algorithm trivially terminates. Otherwise, there is at least one block which needs to be scheduled and the outer loop denoted by:

\[
\text{while (not all blocks scheduled)}
\]

will be entered. This loop condition can be rewritten as:

\[
\text{while } (\exists b \in B \land \text{SCHEDULED}(b) = \text{FALSE})
\]

Since $\text{SelectBlock()}$ is guaranteed to return a value $\{b | b \in B \land \text{SCHEDULED}(B) = \text{FALSE}\}$, and such a $b$ exists, after execution of this line it can be asserted that: $b \in B \land \text{SCHEDULED}(b) = \text{FALSE}$.

The next step in the algorithm is to ensure that the set $\text{HOT}_{\text{initial}}_b$ contains only registers that are in $\text{HOT}_{\text{final}}_p$ of scheduled predecessors $p$, and contains all such registers. The initialization:

\[
\text{HOT}_{\text{initial}}_b = \emptyset;
\]

allows us to assert: $\text{HOT}_{\text{initial}}_b$ contains no registers not present in $\text{HOT}_{\text{final}}_p$ of a scheduled predecessor of $b$. If there are no scheduled predecessors of $b$, then this initial value is correct. If there are scheduled predecessors, the following code will ensure that $\text{HOT}_{\text{initial}}_b$ contains the proper set of registers:

\[
\text{for all predecessors } p \text{ of } b \\
\quad \text{if (predecessor scheduled)} \\
\quad \quad \text{HOT}_{\text{initial}}_b = \text{HOT}_{\text{initial}}_b \cup \text{HOT}_{\text{final}}_p;
\]

This can be expressed as:

\[
(\forall p | p \in B \land \text{PREDECESSOR}(b, p) = \text{TRUE}) \land (\text{SCHEDULED}(p) = \text{TRUE}) \land \text{HOT}_{\text{initial}}_b = \text{HOT}_{\text{initial}}_b \cup \text{HOT}_{\text{final}}_p;
\]

This loop will terminate as it iterates only once for each predecessor of $b$, and the set of predecessors is finite. After execution of this loop the following can be asserted:

\[
r \in R \land r \in \text{HOT}_{\text{initial}}_b \iff r \in \text{HOT}_{\text{final}}_p \land \text{SCHEDULED}(p) = \text{TRUE} \\
\quad \land \text{PREDECESSOR}(b, p) = \text{TRUE}
\]
At this point, the computation of $HOT_{initial_b}$ is complete. After the assignment:

$$HOT_{current_b} = HOT_{initial_b}$$

everything that has been asserted about $HOT_{initial_b}$ will hold for $HOT_{current_b}$ until the latter is modified.

It will be demonstrated in Section 5.4.1 that, after the call:

$$Schedule(b);$$

the following can be asserted: all original operations in $b$ have been issued; all required $READS$ have been inserted in $b$; $HOT_{current_b}$ is correct up to this point; and $STATE_b$ is correct up to this point.

It will be shown in Section 5.4.2 that, following the call:

$$STATE_{incoming_b} = JoinSuccessorStates(b);$$

the following can be asserted: $STATE_{incoming_b}$ is correct.

Next, an iteration over all registers is performed to identify any registers which are in $HOT_{current_b}$ but are not grounded in $STATE_{incoming_b}$. In addition, any registers for which $STATE_b(r) = NULL$ are set to $STATE_{incoming_b}(r)$:

for all registers $r$

if $r \in HOT_{current_b} \land (STATE_{incoming_b}(r) = HOT \lor STATE_{incoming_b}(r) = COLD)$

issue READ of $r$

remove $r$ from $HOT_{current_b}$
if ($STATE_b(r) = NULL$)

$STATE_b(r) = GROUNDED$;
if ($STATE_b(r) = NULL$)

$STATE_b(r) = STATE_{incoming_b}(r)$;

This loop will terminate as each iteration examines one register and the number of registers is finite. After this code has executed, it can be asserted that: $STATE_b$ is correct; all necessary $READs$ to compensate for transitions between this block and scheduled successors have been issued; $HOT_{current_b}$ is correct. As there are no more instructions that can alter $HOT_{current_b}$, the following assignment is made:

$$HOT_{final_b} = HOT_{current_b}$$

Once this assignment is complete, it can be asserted that $HOT_{final_b}$ is correct. Finally, $SCHEDULED(b)$ is updated using:

$$SCHEDULED(b) = TRUE$$

And all of the invariants hold for the current block.

As this loop will be executed exactly once for each block $b \in B$, and there are a finite number of blocks in $B$, the loop will terminate. After each iteration of the loop
SCHEDULED(b) holds for one more block than it had on the previous iteration. Therefore, when the loop terminates the postcondition:

\[ b \in B \rightarrow \text{SCHEDULED}(b) = \text{TRUE} \]

has been satisfied.

### 5.4.1 Correctness of the routine Schedule()

Recall that the required postconditions of this routine are:

- All original operations in \( B \) have been issued.
- All required \textsc{reads} have been inserted in \( B \).
- \( \text{HOT}_{\text{current}}b \) is correct up to this point.
- \( \text{STATE}_{b} \) is correct up to this point.

Recall also, that the following preconditions have been shown to hold on entry to this routine:

- \( b \in B \land \text{SCHEDULED}(b) = \text{FALSE} \)
- \( \text{HOT}_{\text{current}}b \) contains only registers that are in \( \text{HOT}_{\text{final}}p \) of scheduled predecessors of \( b \), and contains all such registers

This entire routine is in the form of a single loop denoted by:

\[
\text{for each operation } O
\]

As a block must have a finite number of operations, and each operation is dealt with in a single loop iteration, this loop will terminate. As the bottom of this loop is the instruction:

\[
\text{issue } O
\]

it can be trivially asserted that all original operations in \( b \) are issued.

Depending on the type of operation currently being handled, one of three clauses is executed. By showing that each clause properly handles one type of operation, it will be demonstrated that all operations will be properly handled.

The only item of concern for processing a \textsc{read} is to ensure that following the \textsc{read}, its source register is not in \( \text{HOT}_{\text{current}}b \). In terms of \( \text{STATE}_{b} \), if this is the first reference to the source register, its state is set to \textsc{grounded}, and if this is the first reference to the destination register its state is set to \textsc{cold}. This is all accomplished with the clause:
if \( \text{STATE}_b(\text{source}(O)) = \text{NULL} \)
\( \text{STATE}_b(\text{source}(O)) = \text{GROUND} \)
if \( \text{STATE}_b(\text{target}(O)) = \text{NULL} \)
\( \text{STATE}_b(\text{target}(O)) = \text{COLD} \)
if \( \text{source}(O) \in \text{HOT}_{\text{current}}_b \)
\( \text{remove source}(O) \) from \( \text{HOT}_{\text{current}}_b \)

Following this clause and the issuing of the instruction at the bottom of the loop, it can be asserted that if the first operation is a \texttt{READ}, all postconditions hold at the bottom of the loop after the first iteration.

When dealing with a \texttt{WRITE}, if the \texttt{target} register is in \( \text{HOT}_{\text{current}}_b \) it is necessary to insert a \texttt{READ} of this register. Following this insertion, the register is removed from \( \text{HOT}_{\text{current}}_b \). In either case, if this is the first reference to the \texttt{target} variable, its state is set to \texttt{COLD}. These manipulations are performed by:

\[
\begin{align*}
\text{if target}(O) \in \text{HOT}_{\text{current}}_b \{ \\
\quad \text{issue \texttt{READ} of target}(O) \\
\quad \text{remove target}(O) \text{ from \text{HOT}_{\text{current}}_b} \\
\} \\
\text{if \text{STATE}_b(\text{target}(O)) = \text{NULL} } \\
\quad \text{STATE}_b(\text{target}(O)) = \text{COLD}
\end{align*}
\]

Following this clause and the issuing of the instruction at the bottom of the loop, it can be asserted that if the first operation is a \texttt{WRITE}, all postconditions hold at the bottom of the loop after the first iteration.

When dealing with a \texttt{LOAD}, if the \texttt{target} of the \texttt{LOAD} is in \( \text{HOT}_{\text{current}}_b \), it is necessary to insert a \texttt{READ} of this register. The register is not removed from \( \text{HOT}_{\text{current}}_b \) however, as the \texttt{target} of the \texttt{LOAD} currently being processed must be in \( \text{HOT}_b \) once the current instruction has been issued. If we are to issue this read of the \texttt{target} register, and this is the first reference to this register, its state is set to \texttt{GROUND}. If the \texttt{target} is not in \( \text{HOT}_{\text{current}}_b \), it is added to \( \text{HOT}_{\text{current}}_b \). If this is the first reference to this register, its state is set to \texttt{HOT}. This logic is encoded as:

\[
\begin{align*}
\text{if target}(O) \in \text{HOT}_{\text{current}}_b \{ \\
\quad \text{issue \texttt{READ} of target}(O) \\
\quad \text{if \text{STATE}_b(\text{target}(O)) = \text{NULL}} \\
\quad \quad \text{STATE}_b(\text{target}(O)) = \text{GROUND}
\} \\
\text{else } \{ \\
\quad \text{add target}(O) \text{ to \text{HOT}_{\text{current}}_b}
\}
\end{align*}
\]
If \( \text{STATE}_b(\text{target}(O)) = \text{NULL} \)
\[
\text{STATE}_b(\text{target}(O)) = \text{HOT}
\]

Following this clause, and the issuing of the instruction at the bottom of the loop, it can be asserted that if the first operation is a LOAD, all postconditions hold at the bottom of the loop after the first iteration.

It can now be asserted that if the instruction is any of READ, WRITE, LOAD, following the issuing of the instruction at the bottom of the loop all postconditions hold after the first iteration. This can be generalized to the statement that all postconditions will hold at the bottom of any loop iteration, in particular the final loop iteration. Therefore, all postconditions hold at the end of this routine.

5.4.2 Correctness of the routine JoinSuccessorStates()

Recall that the requirement of this routine is that it has as its postcondition:

\[
\text{STATE}_{\text{incoming}}_b \text{ is correct}
\]

To be able to discuss this, it is necessary that some description be provided as to what it means for this condition to hold. If \( \text{STATE}_{a}(r) \) for a register is HOT for any scheduled successor \( s \), then it is irrelevant what \( \text{STATE}_{a}(r) \) for that register is for any other scheduled successor \( s \). The register must be treated as if it is HOT for all successors. If \( \text{STATE}_{a}(r) \neq \text{HOT} \) for all scheduled successors, but it is COLD for one or more successors, then it is treated as being COLD for all successors. If neither of these conditions are met, then the register is treated as being GROUNDED for all successors.

The preconditions for this routine are:

- \( b \in B \)
- The information about successors to \( b \) is valid

The above description implies that the default setting for a register, unless it is overridden by a value from a scheduled successor, is GROUNDED. Therefore, the first operation in the routine is:

for all registers \( r \)
\[
\text{STATE}_b(r) = \text{GROUND}ED;
\]

This loop will terminate as it iterates once per register and there are a finite number of registers. If there are no scheduled successors of \( b \), then the routine terminates here, and the returned \( \text{STATE}_b \) is GROUNDED for all registers. This is the correct return value for this circumstance. If there are scheduled successors, the loop denoted by:
for all scheduled successors of $b$

will be entered. This can be rewritten as:

$$(\forall s \mid s \in B \land \text{SCHEDULED}(s) = \text{TRUE} \land \text{SUCCESSOR}(b, s) = \text{TRUE})$$

This loop will terminate as there must be a finite number of successors to a block. Within this loop, there is another loop which is denoted by:

for all registers $r$

This loop will also terminate as the number of registers is finite. The body of this loop is:

if $(\text{STATE}_b(r) = \text{HOT} \lor \text{STATE}_a(r) = \text{HOT})$

$\text{STATE}_b(r) = \text{HOT}$;

else if $(\text{STATE}_b(r) = \text{COLD} \lor \text{STATE}_a(r) = \text{COLD})$

$\text{STATE}_b(r) = \text{COLD}$;

The first check shown here ensures that if any scheduled successor has $\text{STATE}_a(r) = \text{HOT}$, then the set returned from this routine will have $\text{STATE}_b(r) = \text{HOT}$. Similarly, if none of the scheduled successors has $\text{STATE}_a(r) = \text{HOT}$, but one or more of them have $\text{STATE}_a(r) = \text{COLD}$, then the set returned from this routine will have $\text{STATE}_b(r) = \text{COLD}$. If none of the scheduled successors have either $\text{STATE}_a(r) = \text{HOT}$ or $\text{STATE}_a(r) = \text{COLD}$, then the set returned from this routine will have the default value of $\text{STATE}_b(r) = \text{GROUND}$.

Upon assignment of the return value from this routine to $\text{STATE}_{\text{incoming}}$, it can be asserted that $\text{STATE}_{\text{incoming}}$ is correct.

### 5.5 Managing Transfer of Control

The preceding algorithm and proof do not address the issue of managing register state when a transfer of control, such as a function call or interrupt, occurs. It is assumed that interrupts are not an issue as they will either only use special hardware registers set aside for their use, or will first read any registers that they are going to write to preserve their initial values. The interrupt handler must take action to ensure that no registers which were not HOT on entry to the handler are HOT when control is returned to the user program.

The algorithm relies on all registers being in a known state upon entry to a function. In order to support separate compilation of source files and the use of libraries, it is necessary to ensure that no registers are HOT prior to issuing a function call. In a system where all source was required to be in a single input file, it would be possible to extend the interblock exchange of information to also handle interprocedural exchange. It is also possible to design a system that uses this interprocedural exchange of information by importing information from previously compiled images, but that is outside the scope of this paper.
6 Trace Scheduling

The previous sections have all dealt with a traditional compiler which works with basic block scheduling. The Multiflow compiler being used for the M-Machine work uses a trace scheduling algorithm [2]. In terms of the algorithm presented in this paper, the major difference between basic blocks and traces is that, unlike a basic block, a trace can have multiple entry and exit points. This section explains the changes that are necessary to the algorithm presented in Section 4 to accommodate trace scheduling; and discusses the impact of these changes on the demonstration of correctness.

6.1 The Trace Scheduling Algorithm

The motivation for trace scheduling is found in the problem of compiling for instruction-level parallelism (ILP). In general, it is difficult for a compiler to locate enough parallelism within a basic block to sustain utilization of multiple functional units. A compiler using the trace-scheduling algorithm seeks to overcome this obstacle by performing scheduling on a larger unit than a basic block. This larger unit is called a trace. A trace is allowed to span multiple basic blocks, and may contain conditional branches within it. Traces are not allowed to contain loop back edges. One important difference between a basic block and a trace is that a trace is allowed to have multiple exit and entry points.

An in-depth description of trace scheduling can be found in [2, 3].

6.2 Algorithm Modifications for Trace Scheduling

The first change that needs to be made to the algorithm is the structure with which state information is associated. For the basic block algorithm it makes sense to associate this information with each block. When dealing with trace-scheduling a more natural association is to be found with the edges in the control flow graph for the program. This provides a natural way of handling the multiple entry and exit points which can exist within a trace. One of the nice properties of these edges is that an edge will have only one entry point and one exit point.

At the start of processing for a trace, the algorithm gathers information from all edges which enter the trace at the top. After each instruction, it now becomes necessary to determine if there are any edges that either enter or leave the trace between the instruction that was just issued, and the next instruction to be issued. For all such edges, there is different handling depending on whether or not the edge has been scheduled. If there are scheduled edges joining the trace, then the HOT information from those traces is added into $HOT_{current}$. If the edge has not been scheduled, STATE is attached to the edge to be used when it is scheduled.

If there are unscheduled edges leaving the trace, $HOT_{current}$ is attached to the edge to be used when it is scheduled. If there are scheduled edges leaving the trace, a check
is made to determine if any synchronizing operations need to be inserted before the next instruction is emitted.

Based on these changes, the necessary changes to the algorithm can be formulated. As can be seen in Figure 10, the general outline of the algorithm is essentially the same; JoinSuccessorStates remains unchanged; but the algorithm for scheduling a single trace is different from that for a basic block.

while (not all traces scheduled)
  t = SelectTrace();
  HOT_initial_t = ∅;
  for all predecessors p of t
    if (predecessor p scheduled)
      HOT_initial_t = HOT_initial_t ∪ HOT_final_p;
    HOT_current_t = HOT_initial_t
  Schedule(t);
  STATE_incoming_t = JoinSuccessorStates(t);
  for all registers r
    if (r ∈ HOT_current_t AND (STATE_incoming_t(r) ≠ GROUNDED)
      issue read of r
      remove r from HOT_current_t
      if (STATE_t(r) = NULL)
        STATE_t(r) = GROUNDED;
      if (STATE_t(r) = NULL)
        STATE_t(r) = STATE_incoming_t(r);
    HOT_final_t = HOT
  Mark t as scheduled

Figure 10: General Outline of Trace Algorithm

The algorithm for scheduling the instructions within a trace is shown in Figure 11. This algorithm iterates over all of the instructions within a trace, ensuring that all operations are scheduled and all necessary READS are inserted. In addition, this algorithm determines the value of STATE_t(r) for all registers referenced in the block, and maintains the membership information for the set HOT_current_t. In addition, prior to issuing each instruction this algorithm determines if there are any splits from or joins to this trace entering at the current cycle. If there are such edges, the necessary manipulation of STATE_t and HOT_t are performed, and any READS necessitated by these edges are inserted.
for each cycle C
  for each edge e joining t at C
    if (edge e scheduled) {
      \text{HOT}_{current_t} = \text{HOT}_{current_t} \cup \text{HOT}_{final}
    }
    else {
      Attach \text{STATE}_t to e
    }
  for each operation O {
    \text{\ldots }
    issue O
  }
  for each edge e splitting from t at C
    if (edge e scheduled) {
      for all registers r
        if (r \in \text{HOT}_{current_t} \text{ AND } (\text{STATE}_{\text{incoming}_e(r)} \neq \text{GROUNDED})
          issue read of r
    }
    else {
      Attach \text{HOT}_{current_t} to e
    }

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{algorithm.png}
\caption{Scheduling Algorithm for a Trace}
\end{figure}
6.3 Correctness Modifications for Trace Scheduling

Most of the changes to accommodate trace-scheduling clearly have little impact on the previously demonstrated correctness of the algorithm. The one area which bears some examination is the code that occurs at the beginning and end of each cycle of scheduling. These pieces of code mirror in many respects the code at the beginning and end of each basic block/trace.

At the beginning of each cycle, a check is made to determine if any edges join the current trace at this cycle. If edges do join at this cycle, it is necessary to either incorporate \texttt{HOT} information from the edge if it has been scheduled, or to attach \texttt{STATE} information to the edge if it hasn’t been scheduled. In the first case, this is directly analogous to incorporating \texttt{HOT$_\text{final}$} from all predecessors to a given trace into \texttt{HOT$_\text{initial}$} prior to beginning scheduling of the trace. For any given instruction, it is necessary to have incorporated information about all preceding instructions which have already been scheduled. For the latter case, some clarification is needed. When \texttt{STATE} is attached to an edge this does not mean that the current values of \texttt{STATE} that have already been computed for this trace are copied into the edge. It means that a new \texttt{STATE}_e is initialized, and all further computation of \texttt{STATE} that occurs in the process of scheduling the current trace must update not only \texttt{STATE}_e for the trace, but all \texttt{STATE}_e for unscheduled edges that have already joined the trace. This process will ensure that when the edge is scheduled it is presented with a clear picture of what will happen to registers following the transition from the edge into the adjoining trace.

At the end of each cycle, management of edges that split from the current trace are handled. If these edges have already been scheduled, a check is made to determine if any registers need to be \texttt{GROUNDed} prior to transitioning to the edge. Ideally, any necessary compensation code can be conditionalized, so that it is only executed if the branch to the edge is to be taken, and hidden in a branch shadow. If the adjoining edge has not been scheduled, then a copy of \texttt{HOT$_\text{current}$} is placed on the edge. Relative to this edge, this is equivalent to placing \texttt{HOT$_\text{final}$} into an adjoining trace. If there are multiple edges, and it is not possible to conditionalize any inserted \texttt{GROUNDing} operations, all of the scheduled edges should be handled first, to minimize the number of registers in the set \texttt{HOT} copied into the unscheduled edges.

7 Summary

This paper describes a compiler algorithm for preventing write-after-write hazards in the absence of hardware interlocks. While the algorithm was motivated by the design of the MIT M-Machine, it is applicable to any architecture that does not prevent this hazard.

The algorithm has been shown to be correct. Implementation of the algorithm within the Multiflow Compiler targeted for the M-Machine is currently under way. Future work will detail the implementation details of the algorithm; and evaluate the cost of managing this issue in software rather than hardware.
References

