CaltechAUTHORS
  A Caltech Library Service

ANIMAC: A Multiprocessor Architecture for Real-Time Computer Animation

Whelan, Daniel S. (1985) ANIMAC: A Multiprocessor Architecture for Real-Time Computer Animation. California Institute of Technology . (Unpublished) http://resolver.caltech.edu/CaltechCSTR:1985.5200-tr-85

[img]
Preview
Other (Adobe PDF (24MB))
See Usage Policy.

22Mb

Use this Persistent URL to link to this item: http://resolver.caltech.edu/CaltechCSTR:1985.5200-tr-85

Abstract

Advances in integrated circuit technology have been largely responsible for the growth of the computer graphics industry. This technology promises additional growth through the remainder of the century. This dissertation addresses how this future technology can be harnessed and used to construct very high performance real-time computer graphics systems. This thesis proposes a new architecture for real-time animation engines. The ANIMAL architecture achieves high performance by utilizing a two-dimensional array of processors that determine visible surfaces in parallel. An array of sixteen processors with only nearest neighbor interprocessor communications can produce real-time shadowed images of scenes containing 100, 000 triangles. The ANIMAL architecture is based upon analysis and simulations of various parallelization techniques. These simulations suggest that the viewing space be spatially subdivided and that each processor produce a visible surface image for several viewing space subvolumes. Simple assignments of viewing space subvolumes to processors are shown to offer high parallel efficiencies. Simulations of parallel algorithms were driven with data derived from real scenes since analysis of scene composition suggested that using simplistic models of scene composition might lead to incorrect results. The ANIMAL architecture required the development of a shadowing algorithm which was tailored to its parallel environment. This algorithm separates shadowing into local and foreign effects. Its implementation allows individual processors to compute shadowing effects for their image regions utilizing only very local information.The design of the ANIMAL processors makes extensive use of new VLSI architectures. A formerly proposed processor per object architecture is used to determine visible surfaces while new processor per object and processor per pixel architectures are used to determine shadowing effects. It is estimated that the ANIMAL architecture can be realized in the early 1990's. Realizing this architecture will require considerable amounts of hardware and capital yet its cost will not be out of line when compared with today's real time computer graphics systems.


Item Type:Report or Paper (Technical Report)
Group:Computer Science Technical Reports
Record Number:CaltechCSTR:1985.5200-tr-85
Persistent URL:http://resolver.caltech.edu/CaltechCSTR:1985.5200-tr-85
Usage Policy:You are granted permission for individual, educational, research and non-commercial reproduction, distribution, display and performance of this work in any format.
ID Code:26905
Collection:CaltechCSTR
Deposited By: Imported from CaltechCSTR
Deposited On:30 Nov 2001
Last Modified:26 Dec 2012 14:09

Repository Staff Only: item control page