Penzes, Paul and Martin, Alain (2001) Global and local properties of asynchronous circuits optimized for energy efficiency. California Institute of Technology . (Unpublished) http://resolver.caltech.edu/CaltechCSTR:2002.002
See Usage Policy.
Use this Persistent URL to link to this item: http://resolver.caltech.edu/CaltechCSTR:2002.002
In this paper we explore global and local properties of asynchronous circuits sized for the energy efficiency metric Et^2. We develop a theory that enables an abstract view on transistor sizing. These results allow us to accurately estimate circuit performance and compare circuit design choices at logic gate level without going through the costly sizing process. We estimate that the improvement in energy efficiency due to sizing is 2 to 3.5 times when compared to a design optimized for speed.
|Item Type:||Report or Paper (Technical Report)|
|Group:||Computer Science Technical Reports|
|Subject Keywords:||asynchronous, transistor sizing|
|Usage Policy:||You are granted permission for individual, educational, research and non-commercial reproduction, distribution, display and performance of this work in any format.|
|Deposited By:||Imported from CaltechCSTR|
|Deposited On:||11 Apr 2002|
|Last Modified:||26 Dec 2012 14:09|
Repository Staff Only: item control page