Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published April 11, 2002 | Submitted
Report Open

Transistor Sizing of Energy-Delay-Efficient Circuits

Abstract

This paper studies the problem of transistor sizing of CMOS circuits optimized for energy-delay efficiency, i.e., for optimal Et^n where E is the energy consumption and t is the delay of the circuit, while n is a fixed positive optimization index that reflects the chosen trade-off between energy and delay. We propose a set of analytical formulas that closely approximate the optimal transistor sizes. We then study an efficient iteration procedure that can further improve the original analytical solution. Based on these results, we introduce a novel transistor sizing algorithm for energy-delay efficiency.

Additional Information

© 2002 California Institute of Technology. The authors thank Catherine Wong and Karl Papadantonakis for many stimulating discussions. The research reported in this paper was sponsored by the Defense Advanced Research Projects Agency and monitored by the Air Force under contract F29601-00-K-0184.

Attached Files

Submitted - penzes.pdf

Submitted - penzes.ps

Files

penzes.pdf
Files (731.7 kB)
Name Size Download all
md5:1b8a0443d0fa32e74f34329664da0ad3
613.2 kB Download
md5:0397da7f6e86be5e4422e868ea92bd17
118.5 kB Preview Download

Additional details

Created:
August 19, 2023
Modified:
October 20, 2023