CaltechAUTHORS
  A Caltech Library Service

Transistor Sizing of Energy-Delay--Efficient Circuits

Penzes, Paul and Nystroem, Mika and Martin, Alain (2002) Transistor Sizing of Energy-Delay--Efficient Circuits. California Institute of Technology . (Unpublished) http://resolver.caltech.edu/CaltechCSTR:2002.003

[img]
Preview
PDF
See Usage Policy.

115Kb
[img]
Preview
Postscript
See Usage Policy.

598Kb

Use this Persistent URL to link to this item: http://resolver.caltech.edu/CaltechCSTR:2002.003

Abstract

This paper studies the problem of transistor sizing of CMOS circuits optimized for energy-delay efficiency, i.e., for optimal Et^n where E is the energy consumption and t is the delay of the circuit, while n is a fixed positive optimization index that reflects the chosen trade-off between energy and delay. We propose a set of analytical formulas that closely approximate the optimal transistor sizes. We then study an efficient iteration procedure that can further improve the original analytical solution. Based on these results, we introduce a novel transistor sizing algorithm for energy-delay efficiency.


Item Type:Report or Paper (Technical Report)
Group:Computer Science Technical Reports
Subject Keywords:transistor sizing
Record Number:CaltechCSTR:2002.003
Persistent URL:http://resolver.caltech.edu/CaltechCSTR:2002.003
Usage Policy:You are granted permission for individual, educational, research and non-commercial reproduction, distribution, display and performance of this work in any format.
ID Code:26926
Collection:CaltechCSTR
Deposited By: Imported from CaltechCSTR
Deposited On:11 Apr 2002
Last Modified:26 Dec 2012 14:09

Repository Staff Only: item control page