STACK DATA ENGINE
Description and Implementation

by

G. Efland
R.C. Mosteller

Technical Report #3364
December 1979

Computer Science Department
California Institute of Technology
Pasadena, California 91125

Silicon Structures Project
sponsored by
Burroughs Corporation, Digital Equipment Corporation,
Hewlett Packard Company, Honeywell Incorporated,
International Business Machines Corporation,
Intel Corporation, Xerox Corporation,
and the National Science Foundation

The material in this report is the property of Caltech, and is subject to patent and license agreements between Caltech and its sponsors.

Copyright, California Institute of Technology, 1979
Description and Implementation

Greg Efland
R. C. Mosteller

December 79
# Table of Content

1. Introduction ........................................... 1

2. Machine Description ................................ 2
   2.1 Macro Architecture ............................... 2
      2.1.1 Programmer’s View ......................... 2
      2.1.2 Stack ..................................... 3
      2.1.3 Instruction Set ............................ 5
   2.2 Micro Architecture .............................. 9
      2.2.1 Internal Bus Structure .................... 9
      2.2.2 Ucode Fields .............................. 11
      2.2.3 Bus Controller ............................ 14
   2.3 External Interface .............................. 15
      2.3.1 Memory-I/O Bus ............................ 15
      2.3.2 External Inputs ........................... 17

3. Physical Implementation ......................... 19
   3.1 Specialized Routines ......................... 19
      3.1.1 RiverFred ................................ 19
      3.1.2 Plaand .................................. 20
   3.2 Data Path ...................................... 21
   3.3 Floor Plan .................................... 22
   3.3 Primitive Cells and Major Blocks .......... 23
   3.4 Chip Assembly ................................ 25

4. Design Aids ......................................... 27
   4.1 Micro Assembler ................................ 27
   4.2 Simulator ...................................... 30

5. How We Would Do It Again ...................... 31
APPENDICES

A........ GRAPHIC PICTURE OF THE GR CHIP
B........ LAP DESCRIPTION
C........ BRISTLE BLOCKS DESCRIPTION
         of the Data Path
D........ MICRO CODE INPUT
E........ DATA PATH DECODER LOGIC
F........ BUS CONTROLLER LOGIC
G........ SPICE SIMULATION
1. INTRODUCTION

This report is a description of the design and implementation of the GR microprocessor, an eight bit stack machine with hierarchical procedure calls. The processor is an experiment in computer implementation, and features a microcoded control section. Interface to memory and I/O is provided in order to test operation of the machine.

The total time from start to completion of this project was two and one half weeks, not including an extra week for completion of this document. As a result of this schedule certain shortcuts were taken, particularly in the layout of the chip. The experience gained has been invaluable, though, and we hope to complete a successor to this version in the upcoming year. The results of many of the mistakes have been summarized in section 5, where they can hopefully benefit others.

This chip was designed partially as a project for CS-181 class at Caltech. The architecture and instruction set are based on earlier work done on a Pascal compiler for CS-138 class at Caltech during the winter of 1979.

The GR acronym stands, of course, for Greg and Richard. We would like to thank Dave Johansson for supplying a data path to our specification via Bristle Blocks, and his general counseling on the design.
2. MACHINE DESCRIPTION

2.1 Macro Architectural

2.1.1 Programmer's View

The GR machine contains five registers that are used for program and data manipulation. They are defined as follows:

PC – This is the program counter register. It points to the current operator in the code memory area. This register is automatically maintained by the processor.

BASE – This points to the currently activated procedure in the program stack. All references from the load, store, and procedure return instructions are relative to the BASE register. This register is automatically maintained by the processor.

TOP – This points to the top of the data stack. This register is automatically maintained by the processor.

A – This is the top register in the stack. All stores and loads are done with this register. All unary operations are performed on this register while binary operation are performed on the A and B registers.

B – This register is the next to top register in the stack. It is used as an operand and result register for the binary operators.

The number base for the GR engine is two's complement. This allows addressing arithmetic to use negative displacements for accessing parameters. However, all code addresses represent absolute locations.
2.1.2 Stack

The data stack provides the program running environment and data storage area for the GR engine. The processor is linked to the stack by the BASE and TOP registers as defined above. Generally there is no direct access to the BASE, TOP, A, and B registers. They are maintained dynamically by the processor.

The procedural environment is defined by the word pointed to by BASE and the two words below it, as follows:

BASE -> Points to the procedure activation record of the next higher textual level. This is a chain up the stack in lexicographical order of procedure calls. Procedure variables may be accessed through this chain at any level (see the LOD and STO operators). It is important to note that this word is not automatically set up by the CALL instruction. It should be initialized by a LOD with the OFFSET field equal to 0 and the difference field equal to the addressing level desired.

BASE+1 -> This word points to the prior base address from which this procedure was called. That is, each procedure call is chained through the stack. The CALL operator is used to initialize this.

BASE+2 -> This is the address of the next operator to be executed after the return from the procedure call. Initialized via the CALL instruction.

BASE-M) -> This area is used for procedural parameter passing.

BASE+2+n) -> This area is used for storage of variables local to this procedure.
STACK EXAMPLE

Previously running procedure

BASE REG

current running procedure

TOP

LAST LEVEL 5
OLD BASE
LAST PC
STACK VARS
STACK VARS
PARAMETERS
LAST LEVEL 5
OLD DATA
LAST PC
STACK VARS
STACK VARS
DATA
2.1.3 Instruction Set

The instruction set of the GR microprocessor is divided into six classes: arithmetic, data manipulation, subroutine handling, comparison, branching, and stack manipulation. Each of the instructions is defined below, with a summary provided in figure 2.1.3A.

Arithmetic

The arithmetic operators use the A and B registers as their arguments. The result is put into the B register.

ADD  - adds the top two numbers in the stack.
SUB  - subtracts the top two numbers in the stack.
OR   - logically or's the top two numbers in the stack.
AND  - logically and's the top two numbers in the stack.
NOT  - logically compliments the top word in the stack.

Data Manipulation

The data manipulation operators provide for bringing variables to and from the top of stack. The A register represents the top of stack, while variables are accessed at an effective address that is determined from the next two syllables in the instruction. The first syllable, known as the textual level difference or 'dif' field, defines which procedure activation record contains the variable being accessed. The second syllable, the 'off' field, is the offset from the base of that activation record to where the variable is stored. The following algorithm is used to calculate the effective address (or ea) of the variable:

```
eq <- BASE
n <- dif
while (n>0) do
    ea <- mem[ea]
    n <- n-1
    ea <- ea+off
```
LOD - This operator loads the top of the stack from the address in the data area defined by the 'dif' and 'off' instruction fields.

STN - This operator stores the top of the stack at the address in the data area defined by the 'dif' and 'off' instruction fields.

LIT - This operator places the next syllable of the instruction onto the top of stack.

Branching

The branching operator allows control flow to be altered as the result of data calculations.

JCT - Conditionally branches to the code address contained in the instruction, based on the top of stack. If the lsb of the top of stack is set, the branch is taken. Otherwise the next instruction is executed.

Subroutine handling

The subroutine operators provide the mechanism for activating and exiting procedures, and in particular allow for initialization and removal of the procedure activation record described in the stack section above (2.1.2). Note that in practice a combination of instructions would be used when calling and returning from a procedure.

eg. to call a proc.          PUSH    ! save A reg
                             LOD n+1,0  ! link textual level
                             PUSH    ! save in stack
                             PUSH
                             CALL addr
                             ...
                             proc. addr:  PUSH    ! save in stack
                                           PUSH    ! procedure body
                                           ...
                             to exit the proc. POP     ! restore saved data
                             POP
                             EXIT     ! go back

CALL - This operator calls the procedure whose address is in the next syllable of the instruction.

EXIT - This operator exits from a procedure.
Comparison operator
---------------------

The comparison operator provides for testing the results of previous operations and setting a flag suitable for use by the conditional branch instruction.

EQ - If the top two items in the stack are equal all ones are put on the top of stack (representing TRUE). Otherwise the top of stack is cleared (left FALSE).

Stack Manipulation
-------------------

These operators are used to prevent overflow and underflow of the stack from the A and B registers.

PUSH - This operator increments the TOP register by one, stores the B register at the address in TOP, and then puts the A register into the B register.

POP - This operator puts the contents of the B register into the A register. It then reads from the memory location addressed by TOP the new value of the B register. Finally the TOP register is decremented by one.
# Instruction Set Summary

<table>
<thead>
<tr>
<th>OP Code</th>
<th>Fields</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD</td>
<td>1</td>
<td>B &lt;- B+A</td>
</tr>
<tr>
<td>SUB</td>
<td>2</td>
<td>B &lt;- B-A</td>
</tr>
<tr>
<td>AND</td>
<td>3</td>
<td>B &lt;- B and A</td>
</tr>
<tr>
<td>OR</td>
<td>4</td>
<td>B &lt;- B or A</td>
</tr>
<tr>
<td>NOT</td>
<td>5</td>
<td>A &lt;- not A</td>
</tr>
<tr>
<td>LIT</td>
<td>6, n</td>
<td>A &lt;- n</td>
</tr>
<tr>
<td>LOD</td>
<td>7</td>
<td>A &lt;- mem[off]</td>
</tr>
<tr>
<td>STO</td>
<td>8</td>
<td>mem[off] &lt;- A</td>
</tr>
<tr>
<td>CALL</td>
<td>9</td>
<td>B &lt;- BASE; A &lt;- PC; BASE &lt;- TOP; PC &lt;- addr</td>
</tr>
<tr>
<td>EXIT</td>
<td>10</td>
<td>TOP &lt;- BASE-1; BASE &lt;- B; PC &lt;- A</td>
</tr>
<tr>
<td>EQ</td>
<td>11</td>
<td>B &lt;- B=A</td>
</tr>
<tr>
<td>JCT</td>
<td>12</td>
<td>if lsb(A)=1 then PC &lt;- addr</td>
</tr>
<tr>
<td>PUSH</td>
<td>13</td>
<td>TOP &lt;- TOP+1; mem[TOP] &lt;- B; B &lt;- A</td>
</tr>
<tr>
<td>POP</td>
<td>14</td>
<td>A &lt;- B; B &lt;- mem[TOP]; TOP &lt;- TOP-1</td>
</tr>
</tbody>
</table>

**Notes:**
1. TOP points to the top of stack in memory.
2. mem[reg] represents the memory location pointed to by register reg.
3. All opcodes and fields are 8 bits.
4. (dif) and (off) fields are two's complement.
5. `addr` is the effective address formed by following the pointer chain from BASE up (dif) levels, and then adding (off) to that pointer.

**Figure 2.1.3A**
2.2 Micro Architecture

An internal view of the CR machine can be found in figure 2.2.1A. This represents the view of the processor seen by the microprogrammer.

The microcode format and field descriptions can be seen in figure 2.2.2A, while the actual values of the field constants are located in figure 2.2.2B. A description of the bus control machine is in figure 2.2.3A.

2.2.1 Internal Bus Structure

The data path section of the machine is centered around two busses, known as B1 and B2 (see fig. 2.2.1A). R2 is the main bus in that the register file can be read or written from it, and it is the only access path to the PORT. B1 is only used for reading the register file.

A microinstruction cycle starts at the beginning of PH1. At this time the selected register is read onto B1 and latched into one operand register of the ALU. At the same time a transfer is made on B2. This is either a read or write to the selected register according to the microcode. In either case the data on R2 is latched into the second operand register of the ALU. In the event that a register is being written from B2, the source of data can be either the ALU (result of previous calculation) or the PORT (containing data from the outside).

The PH2 clock period is reserved for the ALU operation. The selected function is applied to the two operand registers and the result saved in the output register where it can be used in the next PH1 transfer.

The microcode sequencer runs in parallel with the datapath. During PH1, the generation of the next microcode address is accomplished. PH2 is then used to read the contents of the ROM location. Of course, lines such as the ALU function controls are sampled during PH1 to keep things working properly.

The operation of the processor's external bus interface is not controlled directly by the microcode but rather via the bus controller machine. This finite state machine receives instructions from the microcode to execute various types of bus cycles, which it does while the microcode is executing other tasks. The machine controls the operation of the port latching and tristate enable signals, as well as the external bus interface signals.
2.2.2 Ucode Fields

This section contains a description of the fields making up the microcode, figure 2.2.2A below. The field values are in figure 2.2.2B below.

**U CODE F I E L D  D E S C R I P T I O N**

<table>
<thead>
<tr>
<th>CONTROL:</th>
<th>NA&lt;6:0&gt;</th>
<th>Next Address field. Used as the address of the next microinstruction when selected by the NASRC field.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>NASRC&lt;2:0&gt;</td>
<td>Selects the Next Address Source — either the IR reg., Subroutine reg., or the NA field.</td>
</tr>
<tr>
<td></td>
<td>UC&lt;4:0&gt;</td>
<td>Selects the low order bit of the next microinstruction address. Either the ALU LSB, MSB, or zero flag, the RDY flag, or the NA field LSB is selected.</td>
</tr>
<tr>
<td></td>
<td>HL</td>
<td>Hold or Latch the current address in the Subroutine reg.</td>
</tr>
<tr>
<td>OPERATION:</td>
<td>ALUOP&lt;5:0&gt;</td>
<td>Select ALU function. Add, subtract, increment, decrement, and, or, not, pass, zero, ones supported.</td>
</tr>
<tr>
<td>OPERANDS:</td>
<td>B1SRC&lt;2:0&gt;</td>
<td>Specifies register whose contents are to be placed on B1.</td>
</tr>
<tr>
<td></td>
<td>B2SRC&lt;2:0&gt;</td>
<td>Specifies the register whose contents are to be placed on B2 or written from B2.</td>
</tr>
<tr>
<td></td>
<td>B2RW</td>
<td>Specifies whether the register named in B2SRC is to be read or written.</td>
</tr>
<tr>
<td>WR SRC</td>
<td>When B2RW specifies a write, this specifies either the ALU output or the PORT as the source of data for B2.</td>
<td></td>
</tr>
<tr>
<td>BUS:</td>
<td>CYST</td>
<td>Specifies that a memory access is to be begun to the address currently being latched into the PORT.</td>
</tr>
<tr>
<td></td>
<td>BRW</td>
<td>Specifies whether the external bus cycle being started is a read or write cycle.</td>
</tr>
<tr>
<td></td>
<td>BCD</td>
<td>Specifies whether the external bus cycle being started references code or data memory.</td>
</tr>
</tbody>
</table>

**FIGURE 2.2.2A**
FIELD VALUES

NASRC
-----------------------
001  Instruction Register
010  Subroutine Register
100  NA Field

CC
-----------------------
00001  Ready Flag
00010  ALU MSB
00100  ALU Zero
01000  ALU LSB
10000  NA Field LSB

HL
-----------------------
0  Hold
1  Latch

ALUOP
-----------------------
000011  Decrement B2
000110  Add B1, B2
10000  Zero
11001  Not B2
011000  And B1, B2
011010  Pass B1
011110  Or B1, B2
01111  Ones
101001  Sub B1, B2 (B2-B1)
101100  Increment B2

B1SRC
-----------------------
000  A
001  B
010  BASE
011  TOP
100  PC
101  IR
110  TMP
111  PORT (write from B2)

B2SRC
-----------------------
000  A
001  B
010  BASE
011  TOP
10  PC
101  IR
110  TMP
| B2RW | 0: Read  
<table>
<thead>
<tr>
<th></th>
<th>1: Write</th>
</tr>
</thead>
</table>
| WRSRC| 0: ALU  
|      | 1: PORT |
| CYST | 0: Idle  
|      | 1: Start bus cycle |
| BRW  | 0: Read Cycle  
|      | 1: Write Cycle |
| BCD  | 0: Code Space Access  
|      | 1: Data Space Access |

**FIGURE 2.2.2B**
2.2.3 Bus controller

The bus controller receives commands from the microcode, as described above, to run external cycles over the memory-I/O bus. The controller generates the external bus control signals (AG, DG, C/D, R/W) as well as the output enable and input latch controls for the PORT. Implemented as a finite state machine, the logic equations for the controller are given below. The PLA code can be found in Appendix F.

\[
S_0 = \left[ S_0 \_S_1 \text{MST} + S_0 \_S_1 \_R_DY \right] \_R_E_S
\]

\[
S_1 = \left[ S_0 \_S_1 + S_0 \_S_1 + S_0 \_S_1 \_R_DY \right] \_R_E_S
\]

\[
AG = \_S_0 \_S_1 \text{MST}
\]

\[
DG = S_0 \_S_1 \_R_DY + \_S_0 \_S_1
\]

\[
C/D = \text{MST BCD} + \_\text{MST R/W}
\]

\[
R/W = \text{MST} \_\text{BRW} + \_\text{ST R/W}
\]

\[
E_N = \_S_0 \_S_1 \_R/W + S_0 \_S_1 \_R_DY \_R/W
\]

\[
L_TCH = \_S_0 \_S_1 + S_0 \_S_1 \_R/W \_R_DY
\]

FIGURE 2.2.3A
2.3 EXTERNAL INTERFACE

This section describes interfacing the GR microprocessor to the outside world. A summary of the pin connections can be found in figure 2.3.1A, with a more in-depth description below.

2.3.1 Memory-I/O Bus

The GR microprocessor is intended to interface to standard memory chips and I/O devices via its bus interface. This consists of an 8 bit bidirectional address/data bus and five control lines. A timing diagram of a typical read and write cycle on the bus can be seen in figure 2.3.1A, which is useful for the explanation of the control signals below.

The start of an external bus cycle is indicated by the AS (address strobe) signal. This indicates that a valid address is on the bus lines and should be latched into the external memory address register. At the same time, the R/W and C/D outputs become valid. These signals indicate whether a read or write cycle is beginning, and whether code or data memory is being accessed. They remain active for the duration of the bus cycle.

After one idle clock period the DS (data strobe) signal will be asserted. In the case of a read cycle this indicates that data from the external source should be placed on the bus lines. In the case of a write cycle it indicates data from the processor is available on the bus.

At the end of any clock cycle in which DS is asserted the RDY input will be sampled. If it is low, the processor will suspend operation in the next cycle and wait for the external memory or I/O to respond. All control lines (including DS) will remain active for as many idle cycles as necessary. The processor will resume operation at the start of the first cycle after the RDY input goes high. Note that the RDY input is level sensitive, and thus may be permanently tied high if the minimum 3 clock bus cycle can be met by memory and devices attached to the bus.
READ CYCLE

<table>
<thead>
<tr>
<th></th>
<th>T1</th>
<th>T2</th>
<th>T3</th>
</tr>
</thead>
<tbody>
<tr>
<td>PH1</td>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
</tr>
<tr>
<td>PH2</td>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
</tr>
<tr>
<td>AS</td>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
</tr>
<tr>
<td>K/W</td>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
</tr>
<tr>
<td>DS</td>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
</tr>
<tr>
<td>AD(7:0)</td>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
</tr>
</tbody>
</table>

<- Address -

<- Data -

WRITE CYCLE

<table>
<thead>
<tr>
<th></th>
<th>T1</th>
<th>T2</th>
<th>T3</th>
</tr>
</thead>
<tbody>
<tr>
<td>AS</td>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
</tr>
<tr>
<td>R/W</td>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
</tr>
<tr>
<td>DS</td>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
</tr>
<tr>
<td>AD(7:0)</td>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
<td><img src="image" alt="Diagram" /></td>
</tr>
</tbody>
</table>

<- Address -

<- Data -

FIGURE 2.3.1A
2.3.2 External Inputs

In addition to the bus interface lines, three other inputs must be provided for proper operation of the GR microprocessor.

The two clock inputs (PH1 and PH2) should be non-overlapping and swing from 0 to VDD (no on-chip buffering). PH2 includes the ALU operation and ROM discharge while PH1 is for next microaddress generation. One would thus expect PH2 to be the longer of the two. (We are not too optimistic about the speed of version 0 of the machine).

The RESET input is used to initialize the processor, as for example after power-up. It clears the internal registers and provides a known address for initial code execution. The processor will begin running at the start of the first clock cycle after the RESET input is negated. However, instruction execution will not start for four clock periods while the initialization microcode runs.
JD - Power supply input.

GND - Ground connection.

VBIAS - Negative bias supply input.

PH1, PH2 - Clock inputs.

RESET - Initializes the processor to the known condition:
PC <- 0
BASE <- 0
TOP <- 0
The same as executing instruction 00H. This input should be synchronized to the leading edge of phase 2.

AD[7:0] - Tristate address/data bus. AD0 is the least significant bit.

AS - Address Strobe. Indicates the start of a memory cycle, and that a valid address is on the AD pins. The address is stable and should be latched during (phase 2 and AS).

DS - Data Strobe. For a write cycle, indicates valid data from the processor is on the AD bus. In a read cycle, indicates when data should be placed on the AD bus. Write data should be latched during (phase 2 and DS), read data should be placed on the bus during (phase 1 and DS).

R/W - When high indicates a memory read operation. When low indicates a memory write cycle.

C/D - When high the processor is accessing code memory. When low the cycle is to data memory.

RDY - A high indicates to the processor that it may finish the current memory cycle. While low the processor will wait with the control lines active. Should be synchronized to the leading edge of phase 2. Sampled at the end of phase 2 to determine whether to wait during the next bus cycle.

FIGURE 2.3A
3. PHYSICAL IMPLEMENTATION

The primary tools used in the assembly of the chip were LAP and the SIMULA language that LAP was built upon. Extensive use was made of the standard SSP software and THINGS which is above LAP. Specifically, POINTS and VECTORS were used to hold positions of connection points and references. In addition, several routines were written to aid in the assembly.

From the start of the physical layout much care was taken in the referencing of cells or blocks to other cells so that if one had to be moved the rest would follow. This simple trick proved invaluable in adjusting the design.

3.1 SPECIALIZED ROUTINES

The specialized routines were written as a one shot piece of code for GR chip assembly. After examining the routines it appears that they could be used for other designs.

3.1.1 RIVERFRED

One of the major problems in the assembly was connecting a set or vector of points to another set that were askew. Two river routers were written - one for points in the x-axis (riverfredx) and another for points in the y-axis (riverfredy). Given more time a general river router could have been written.

Riverfred inputs are 1) the amount of separation desired between adjacent wire, 2) the distance from the bottom set of points where a jog is allowed to start and 3) the two vectors of points that are to routed between. Riverfred assumes that the routing layer has selected.

Riverfred will jog the routed paths as necessary to connect the points. In the layout in the appendix one can see what riverfred did on the wires from the data path to the output tristate pads.

The error checking that is done is only to insure that the two vectors of points to be routed are of equal length. Addition error handling could have been done if more time was available.
3.1.2 PLAAND

This is an AND plane SIMULA class of a pla that was adapted from Dave Johannsen's pla generator. This routine is of specific interest in that it was designed to grow or stretch to meet its connective cell. This was used for the decoder section for the data path. The need for stretching was to mate with the input control line buffers for the data path.

The inputs to PLAAND are 1) the number of inputs, 2) the title of the file which contains the personalization for the AND plane, 3) a vector of output points which determines the stretchings and number of outputs, and 4) an integer to determine how much of the plaand is to be generated.

The plaand is a SIMULA object that has several parameters that can be examined. They are: 1) its height, 2) its width, 3) its input points and 4) its output points. These can be used to adjust the surround to it. An example is to use riverford to connect its outputs to the input of the data path.

The PLAAND first determines its size and number of outputs by examining the output vector of points. This is done by stepping through the output points, checking adjacent points for minimum separation and creates a new point for each output in relation to the vector of output points.
3.2 DATA PATH

The DATA PATH was created using Bristle Blocks by the renowned chip designer Dave Johannsen for the GR machine. Dave provided the CIF file, a file of connection points and logic equations for the data path. Please see the appendix for the input to Bristle Blocks.

The data lines for the data path run from top to bottom while the control signals are from left to right, except for decode lines for the buses. There are two data buses - one (the A bus) for reading and writing from the registers to memory or thru the Alu, and two (the B bus) for reading to the ALU.
3.3 FLOOR PLAN

The floor plan for the GR machine is represented below. In addition there is a mixed notation diagram in the appendix. The approximate size is 120 by 170 mils.

In the LAP code for the GR machine each major block was labeled with an interesting identifier. On the floor plan each block has its unique and individual name in parenthesis. To correlate the floor plan with the LAP code use the interesting identifiers.

<table>
<thead>
<tr>
<th>Interface</th>
<th>Pads</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sub-Register</td>
<td>interconnects</td>
</tr>
<tr>
<td>ROM PROGRAM STORE (rom)</td>
<td>DATA DECODER (zoom)</td>
</tr>
<tr>
<td></td>
<td>P L S A L U</td>
</tr>
<tr>
<td></td>
<td>R &amp; B - register</td>
</tr>
<tr>
<td></td>
<td>D r Base - register</td>
</tr>
<tr>
<td></td>
<td>i v Top - register</td>
</tr>
<tr>
<td></td>
<td>e PC - register</td>
</tr>
<tr>
<td></td>
<td>r TMP - register</td>
</tr>
<tr>
<td>BUS - Controller (GREG)</td>
<td>PDRT - register</td>
</tr>
</tbody>
</table>

Input and Output Pads
3.3 PRIMITIVE CELLS and MAJOR BLOCKS

Primitive Cells

Subprimcell —> This is a single bit refreshed subroutine latch cell for the subroutine register. It is repeated 6 times for the register. The input data lines for the ROM are part of this cell, in addition this cell contains a reset line for the input lines.

Subendcell —> This is a single bit subroutine cell that is always set on. It is used for the low order bit of the subroutine latch.

Plaandinput —> This cell defines the primitive input for the decoder.

Plaandcell —> This cell define the hierarchical cell for the center of the plaand.

Plaandtpullup —> This is the top cell for the pullup for the plaand.

Plaandbpullup —> This is the bottom cell for the pullup for the plaand.

Major Blocks

ROM —> This block is the encoder micro store for the chip. It is connected to subregister block, decoder block, the I/O pads, and the data path. The ROM has seven inputs, 74 minterms, and 34 outputs.

SUBREGISTER —> This block contains the seven bit register for subroutine calls in the micro code. It interfaces the control ROM and the data path.

TOPBUZ —> This cell contains the routing data from the ROM block to the PLA ZOOM.

ZOOM —> This cell is the decoder for the data path.

PASCALCHIP —> This cell is the cell file that contains the data path. In the LAP description it is a box that is used as an outline for the data path. It is created optionally depending on the input request.

DAVER —> This cell calls the pascal chip with rotation to
aline to the rest of the chip.

DAVE --> This cell calles daver with translation to position the the data path on the GR chip.

CONGEORCE --> This block defines the interconnection between the decoded ZOOM and the data path dave.

ELBOTTOMPADS --> This contains the description of the bottom pads and there interconnect to DAVE. In addition it contains the major power routing.

ELTUPPADS --> This block contains the definition of the top pads and there corresponding connections to the chip. Also the ground bus routing is partially done here.

LEFTBUZ --> This block defines the interconnections around the ram on the left hand side of the chip.

WOOPEE --> This is a catch all cell that hold the super buffers and miscellaneous connections.

GREGANDRICKYS-CHIP --> This block calls all the other blocks.
3.4 CHIP ASSEMBLY

This section will give a walk thru the LAP code with special attention given to the major block cells and how the major blocks were interconnected. The discussion will begin at the most important point of interest that is the first executable statement. At the beginning of first executable code there is request from the terminal whether to read the CIF file that contains the data path. This is done so that a small CIF file can be generate to test with. In addition requests are made for the personalization of the rom, decoder and bus interface.

The first thing that is done is to draw the rom. The origin of the chip is center at the origin of the roms zero-zero. Next points (that is points defined in THINGS) are set up to refer to the edge of the rom for further use.

The next major block that is define is the subregister cell. It components are placed a set distance from the from inputs since the subcells it uses contain part of the paths for its input. Also a set of vectors for the input of the rom and the subregister were created and passed to riverfed for connection. Next a vector of points for the top of the subregister were created called SUBTOPPOINTS for interconnection to later parts. Also a real variable TOPY was set to the max height for later use.

Next which is not a cell create but a suite of vectors are created that contain point from the data path - in the lap code it is called Dave. These points are translated from dave's i/2 lambda units to i lambda units and also rotated. In the LAP there is a heading called DAVE'S POINTS which precede the points.

Next the topbuz is created which contains major i/o lines from the the rom to connection points to the other blocks. The points are saved as vectors. In addition the power and ground lines for the rom were widen in this cell. In addition a global variable called ZOOMX was set up to the edge of all lines bordering on the x-axis. Finally in this cell lines were routed based on ZOOMX from the outputs of the rom to the inputs plaand ZOOM.

Next the ZOOM is created with its edge on ZOOMX, ZOOM is the decoder part. It is important to note that by changing ZOOMX it adjusts ZOOM and the wires too it. In addition ZOOMX is adjusted to the edge of ZOOM and points are set up for up corner of ZOOM.
The data path is now created with two cells DAVER and DAVE. The reason for this is to compensate for coordinate translations between the data path CIF and the GR engine.

CONGEORGE is now created he defines the interconnects between ZOOM and DAVE(data path). Connection that need to go to other modules are marked in vectors of points.

GREG is created next in relation to ZOOM. GREG is the bus controller module. He also creates wires from himself to the lines created in topbuz. Note that the wire are connected to predefined set of points.

The bottom pads are now created with the interconnection to DAVE and referenced to DAVE. Therefore if DAVE moves, the bottom pads move. The name of the bottom pad block is - you guess it - ELBOTTOMPADS. Riverfred was used to connect the connection to the bottom pads to the i/o lines of dave. Also the power routing is down in this cell.

The top pads are now define defined in ELTOPPADS which are referenced to TOPY which was used in TOPBUZ. The interconnection from this block to the rest of the chip is defined in this cell.

Next the connection on the left hand side of the chip are defined in LEFTBUZ. This block is referenced to the rom. Following this cell is the catch all for the miscellaneous stuff called WOOPEE. It is generally in reference to the other cells for easy adjustment.

The last cell calls all the others which is called GREGANDRICKYS-CHIP. There were some cells left out of this discussion which were title cells and generally not important.
4. DESIGN AIDS

4.1 MICRO ASSEMBLER

The Micro Assembler is a SIMULA language program that will parse a micro symbolic and assemble a textual representation of the micro code. This textual representation can then be used by the program that assembles the LAP description of the GR chip controlram. In addition, the micro assembler will supply a class set for the GR simulator to be used in testing the micro code and the GR chip in a functional simulation.

4.1.1 Micro Assembler Instruction Set

The Micro Assembler instruction set is defined below in a syntax graph form. Please note that the text <EOL> means end of line, and that all the tokens before the <EOL> must be on one line. Comments are allowed on the line provided that they are the last entry, and are preceded by the character ';'. Generally each statement is contained on one line and it is assumed by the micro assembler that there is one and only one statement per line.

Assembler Instructions

-------- (DECLARATIONS) ---- (MICRO CODE SECTION) --------

Declarations - This defines the declarations for the micro processor.

Micro Code Section - This section defines the instruction for the micro processor.

Declarations

--------

------------ (FIELD DESCRIPTION) ---------------------

|                |
|                |
| ;------------ (CONSTANT DESCRIPTION) ---- ; |

Field Description - This defines control fields.

Constant Description - This defines a fixed constant for a specific field that can be used in the micro code instruction.
Field Description
---------------------

-- FIELD -- <FIELDID> -- = -- <WIDTH> -----------<EOL>
    ! !
    ,<DEFAULT>;

Fieldid - This is the unique identifier of this field. It will be used later in the constant definitions.

Width - This is the number of bit in this specific field. Please note that currently there is no on the constant parameter against this width.

Default - This defines the default integer value for this field.

Constant Description
---------------------

-- CONSTANT -- <CONSTANTID> -- <FIELDID> = <CONSTANT VALUE> -- <EOL>

Constantid - This is the unique identifier for this constant. Note that the fieldid is the field that this constant is defined for.

Constantvalue - This is the integer value for this constant.

Micro Code Section
---------------------

---CODE---RESERVE --- <RESERVE PART>----BEGIN ----<EOL>----

!------------------------!
!
------------------------<CODE STATEMENT>------------------------ END ----<EOL>------

Reserve Part - This is an integer that defines the code address from 0 to it for special uses. That is, all automatic address assignments will be above this address.

Code Statement - This defines the actual code statement which is limited to one per line. The loop above the statement allows as many code statements as desired provided that each instructions is on one and only one line.
Address - This integer defines the address for this instruction. If it is left out the assembler will assign an address above the reserve code area.

Even - This tells the assembler to put this address on an even code boundary. Note that you may not assign an address when this is used.

Label - This is a unique label identifier for this instruction. Note that this is an optional quantity.

Next Address - This integer defines the next address. If it is left out the next available code address is used.

Go Next - This is a LABEL identifier that is to be used for the next address.
Initially we had planned to do functional testing via a simulator that was partially written at the same time as the micro assembler. Generally the simulator would take the personalization file for the rom and a coded module of the data path, subregister latch, and miscellaneous lines to form a functional simulator. Extensive user interaction was planned to test the chip via the simulator.

During the time of writing the simulator the layout of the chip was also going on. It was apparent after a short time that we did not have enough time to finish the simulator. However, the idea of having the microcode assembler generate data for the simulator will be used for the GR2 machine.
5. HOW WE WOULD DO IT AGAIN

We are currently planning to implement the GR2, a similar machine in architecture though probably not even close to the layout of the GR. We had several problems from the start in that we used two DA systems that did not mesh cleanly, fixed pitch cells and an underestimation of the magnitude of the wiring management problem. For the GR2 we are planning to use the NEW SSP tools and strategy. Part of the ideas follow.

First each cell would be design as a procedure or routine somewhat like the ones in bristle blocks. They would be able to grow or stretch to match surrounding environments and able to adapt to different power and loading(fan out) requirements based on there surroundings. In addition timing information could be ask for from the cells input to output for the worst case. This is a lot of stuff for a cell to be cognizant of. I am currently looking at creating a sticks editing system to generate the cells and a compaction algorithm to generate the parts for stretching.

Now to connect the cell we would define connection functions that would create instances of the cells and communicate among them for power, and loading. In addition if the cells could not match directly a connection cell would be created to hook them together.

On the next design we plan to spend considerable time in top down design with wiring management considerations and bottom up design for the cell. Iteration over the top down and bottom up will aid in the design in addition to planning for the wiring.
APPENDIX

GRAPHIC PICTURE OF THE GR CHIP
EXTERNAL CLASS things, lap281, def281;
EXTERNAL INTEGER PROCEDURE iin, iim, hash, scanint;
EXTERNAL REAL PROCEDURE rmin, rmax;
EXTERNAL BOOLEAN PROCEDURE jsys;
EXTERNAL LONG REAL PROCEDURE scanreal;
EXTERNAL TEXT PROCEDURE rest, upcase, frontstrip, conc, skip, scanto;
EXTERNAL TEXT PROCEDURE today, daytime, lowcase, initmem;
EXTERNAL PROCEDURE enterdebug;

def281 BEGIN
    INTEGER i, j; REAL x, y;
    INTEGER zoomx;
    INTEGER bluebuzsep;
    INTEGER uxyy;
    BOOLEAN romguts;
    BOOLEAN zoomguts;
    BOOLEAN gregguts;
    REF(pla) greg;
    REF(pla) rom;
    REF(plaand) zoom;
    ref(vector) zorzk;
    REF(vector) subtoppnt, subbottompnt;
    REF(vector) buscntlpnt;
    REF(vector) lirportp;
    REF(vector) portp;
    REF(vector) ccpnt;
    REF(vector) allportid;
    REF(vector) threeetops;
    REF(point) nasource;
    REF(point) topgndpnt;
    REF(point) gregpnt;
    REF(point) edgerompnt;
    REF(point) edgezoompnt;
    REF(point) edgedavepnt;
    REF(point) enableport;
    REF(point) loadpport;
    REF(point) portenable;
    REF(point) portload;
    REF(point) plsrouti;
    REF(point) plsrini;
    REF(point) phidavepnt;
    REF(point) msbpnt;
    REF(point) zeroopnt;
    REF(point) davesize;
    REF(point) ph2romoutpnt;
    REF(point) rdpnt;
    REF(point) rdytpnt;
    REF(point) romgndpnt;
    REF(point) subvddpnt;
    REF(point) subgndtpnt;
    REF(point) subgndbpnt;
    REF(point) subph2pnt;
    REF(point) subenapnt;
    REF(point) subresetpnt;
    REF(vector) lsb;
    REF(point) topline;

    REF(vector) u; ! scratch;
    REF(vector) pascpnt;
WIRE(2,36,14).X(57);
WIRE(2,42,16).Y(21).X(22).Y(79).X(14).Y(60);
WIRE(2,6,28).Y(83).X(30).Y(27).X(38).Y(79).X(32);
WIRE(2,27,85).Y(96).X(32).Y(97);
WIRE(2,1,100).X(26);
WIRE(2,36,100).X(43);
WIRE(2,36,92).X(57);
WIRE(2,42,90).Y(79).X(46).Y(28);
BOX(50,19,54,25);
BOX(50,29,54,35);
BOX(50,71,54,77);
BOX(50,81,54,87);

LAYER(Implant);
BOX(34,11,58,17);
BOX(34,89,58,95);
BOX(34,97,44,103);

LAYER(Diffusion);
BOX(64,0,170,28);
BOX(64,70,170,106);
BOX(64,28,92,78);
BOX(142,28,170,78);
BOX(57,26,64,32);
BOX(44,11,56,18);
BOX(27,14,33,17);
BOX(33,17,36,19);
WIRE(4,38,17).Y(9).X(62);
WIRE(4,42,27).Y(25);
WIRE(4,46,24).Y(20);
BOX(4,29,44,45);
BOX(4,61,44,77);
BOX(16,45,44,61);
BOX(44,36,52,70);
BOX(44,29,49,36);
WIRE(4,2,31).Y(98);
WIRE(6,4,100).X(22);
WIRE(2,24,103).X(30);
WIRE(2,36,103).X(41);
BOX(36,98,42,102);
BOX(29,86,33,89);
BOX(33,86,36,88);
WIRE(4,38,88).Y(96).X(62);
BOX(44,88,56,94);
BOX(44,81,48,88);

LAYER(Cuts);
BOX(1,30,3,34);
BOX(1,10,3,14);
BOX(1,51,3,55);
BOX(1,62,3,66);
BOX(1,72,3,76);
BOX(9,30,11,34);
BOX(9,72,11,76);
BOX(17,41,19,45);
BOX(17,51,19,55);
BOX(17,61,19,65);
BOX(25,30,27,34);


This LAP file contains definitions of symbols:

PadOut, PadBlank, PadOut, PadClockOut

DEFINE("Strap");
Layer(Metal);
box(0,0,4,6);
box(4,1,14,5);

Layer(Cuts);
box(1,1,3,5);
EndDef;
DEFINE("ayatollah");
Layer(metal);
box(26,-80,80,-26); !the pad;
Layer(glass);
box(30,-76,76,-30); !the overglass cut;
EndDef;

DEFINE("PadBlank");

Layer(metal);
wire(8,4,-4).x(102); !Vdd line;
wire(8,16,-102).x(90); !ground line;
box(26,-80,80,-26); !the pad;

Layer(glass);
box(30,-76,76,-30); !the overglass cut;
EndDef;

DEFINE("Basic Pad");
draw("PadBlank",0,0); !make the pad, vdd, and glass
Layer(Diffusion);
wire(28,14,-14).x(92).y(-92).x(14).y(-42); !make the huge diffusion;
wire(4,9,-106).y(-131).x(15); !a Vdd source for pullups.;
wire(2,18,-130).y(-144).x(30); !an inverter;
box(29,-145,45,-137); !connections;
box(11,-121,18,-109);
box(10,-119,25,-115);
box(16,-140,19,-136);
bn(14,-139); !connection to the output, becoming a SB;

Layer(Poly);
wire(2,14,-134).y(-108); !gates on pullups.;
wire(2,16,-123).x(27).y(-119).x(78); !and a gate on the next to last;

Layer(Metal);
box(19,-119,25,-110); !a last stage connection for a pullup.;
wire(4,23,-121).y(-131).x(33); !and its corresponding gate.;

Layer(Cuts);
box(20,-113,24,-111);
box(20,-118,24,-116);
box(30,-132,34,-130);

Layer(Poly);
box(19,-114,25,-110);
wire(2,24,-109).y(-101).x(9).y(-10).x(97).y(-101).x(82).y(-109); !the final stage gate, pull up.;
box(01,114,07,-110);

Layer(Cuts);
box(18,-113,86,-111);

Layer(Metal);
box(01,-114,87,-110);
wire(4,83,-116).y(-131).x(73);

Layer(Cuts);
box(72,-132,76,-130);
FOR i:=0 STEP 1 UNTIL 9 DO
box(i*10+51,-124,i*10+55,-122);

Layer(Diffusion);
wire(2,78,-116).x(87);
box(29,-131,77,-115);
box(71,-133,77,-131);
box(29,-133,35,-131);
box(36,-115,42,-110);
box(64,-115,70,-110);

Layer(Cuts);
box(30,-113,34,-111);
box(37,-113,41,-111);
box(65,-113,69,-111);
box(72,-113,76,-111);

Layer(Metal);
box(29,-114,42,-110);
box(64,-114,77,-110);

Layer(Poly);
box(29,-114,35,-110);
wire(2,34,-109).y(-95).x(18).y(-18).x(88).y(-95).x(72).y(-109);
!the final stage pull down.;
box(71,-114,77,-110);

Layer(Cuts);
FOR i:=0 STEP 1 UNTIL 9 DO
box(i0*i+6,-5,i0*i+10,-3);

Layer(Metal);
box(49,-121,57,-106);
box(40,-125,66,-121);
!the ground connections for a few stages;

!DRAWMIX("STRAP",74,-81);
DRAWMIX("STRAP",94,-56);
DRAWMIX("STRAP",94,-31);
DRAWROT("STRAP",75,-12,0,-1);
DRAWROT("STRAP",50,-12,0,-1);
DRAWROT("STRAP",25,-12,0,-1);
draw("STRAP",12,-31);
draw("STRAP",12,-56);
draw("STRAP",12,-81);

Layer(Cuts);
!connect one side of the huge diffusion to ground.;
FOR i:=0 STEP 1 UNTIL 3 DO
BEGIN
  box(i*8+39,-101,i*8+43,-99);
  box(i*8+39,-105,i*8+43,-103);
END;

Layer(Poly);
wire(2,46,-141).x(27).y(-127).x(78);

Layer(Implant);
!Make the pullups;
```plaintext
box(11.5,-122.5,16.5,-107.5);
box(11.5,-134.5,16.5,-127.5);
EndDef;    !End of Basic Pad;

DEFINE("PadOut");
draw("Basic Pad", 0, 0);

Layer(Diffusion);
wire(4,97,-108).y(-131).x(89);
wire(2,88,-134).y(-144).x(78);
box(88,-121,95,-109);
box(89,-140,90,-136);
box(61,-145,77,-137);
box(40,-139,66,-135);
BN(92,-137);

Layer(Poly);
wire(2,53,-144).y(-144).x(78);
wire(2,92,-133).y(-108);
wire(2,80,-127).x(90);

Layer(Metal);
wirer(8,53,-129).y(-131);
box(40,-139,66,-135);

Layer(Cuts);
box(41,-138,45,-136);
box(51,-138,65,-136);

Layer(Implant);
Box(89.5,-122.5,94.5,-107.5);
box(89.5,-134.5,94.5,-127.5);
EndDef;

define("PadIn");
draw("PadBlank", 0, 0);    ! Pad, VDD, GND and glass cut;
layer(metal);
box(26,-26,30,-12);    ! Wire from pad;
layer(cuts);
box(27,-17,29,-13);
layer(diffusion);
box(26,-18,30,-12);
wire(2,27,-11).x(96).y(-105);

box(89,-99,95,-86);    ! Diffusion for lightening arrester;
box(12,-102,89,-83);
layer(poly);    ! Lightening arrester gate;
wire(2,93,-85).y(-89).x(20).y(-96).x(93).y(-99);
rh(92,-102);    ! Connect gate to ground;
layer(cuts);    ! Connect diffusion to ground;
FOR i:=13 STEP 1 UNTIL 83 DO box(i,-101,i+4,-99);
enddef;
```
! This file defines the LAP symbols:
  NonInvertingSingleSB, NonInvertingSBPair, InvertingSBPair;
  DEFINE("LCUT");
  LAYER(GREEN);
  BOX(0,0,4,6);
  LAYER(CUTS);
  BOX(1,1,3,5);
  ENDDef;

  DEFINE("BUFBLK");
  ! BASIC SUPER BUFFER BUILDING BLOCK;
  LAYER(BLUE);
  wire(4,0,16).x(16);
  WIRE(6,1,43).x(15);

  LAYER(GREEN);
  WIRE(2,8,9).y(28);
  WIRE(2,8,9).y(7);
  WIRE(2,10,9).y(21);
  BOX(1,6,6,10);
  BOX(6,6,7,8);
  BOX(1,17,6,25);
  BOX(6,22,8,25);
  LAYER(IMPLEMENT);
  BOX(7,7,13,15);
  BOX(7,17,13,23);
  LAYER(RED);
  WIRE(2,3,1).y(11);
  WIRE(2,13,9).y(12).x(7).y(15).x(3).y(27).x(4).y(44);
  WIRE(2,8,20).x(13).y(24).x(12).y(44);
  BOX(7,9,12,11);

  BE(9,6);
  BE(9,24);
  GB(11,16);
  draw("LCUT",-2,27);
  draw("LCUT",-2,40);
  draw("LCUT",14,40);

  ENDDef;

  DEFINE("NonInvertingSingleSB");
  ! NON INVERTING SINGLE INF
  draw("BUFBLK",0,0);
  LAYER(RED);
  WIRE(2,3,-1).y(-9);

  LAYER(GREEN);
  BOX(2,29,7,35);
  WIRE(2,-1,36).x(8).y(45);
  WIRE(2,10,42).x(13);

  LAYER(IMPLEMENT);
  BOX(9,39,15,45);
ENDDEF;

END of laplibstuff;

CLASS Plaand(input,ptvec,codefile,PLA guts); VALUE codefile;
!---------------------------------------------------------------
INTEGER input,PLA guts;REF(vector)ptvec; TEXT codefile;
! IF PLA guts > 7 THEN draw everything ;
BEGIN
  INTEGER i,j;
  INTEGER pterm;
  CHARACTER c;
  REAL x,y,maxy;
  REF(vector) outzip;
  TEXT inputcolumnname,groundcolumnname,planename;
  REF(infile) filin;
  REF(point)p;

  REF(point) PROCEDURE output(i);VALUE i;INTEGER i;
  BEGIN
    IF i > pterm OR i<= 1 THEN x:=x/0;
      output:=outzip.val(i) QUA point;
  END;

  REAL PROCEDURE plawidth;
  BEGIN
    REAL x;
    x:=14*input+15.5+16;
    x:=x+21.5;
    plawidth:=x;
  END;

  REAL PROCEDURE plaheight;
  BEGIN
    REAL y;
    INTEGER i;
    y:=maxy;
    plaheight:=y;
  END;

  REF(point) PROCEDURE plainput(n); INTEGER n;
  plainput :- NEW point(14*n,0);

  REF(rectangle) PROCEDURE mbb;
  BEGIN
    REAL y;
    y:=-.5;
    mbb:-NEW rectangle(NEW point(-11,y),
                      NEW point(14*input+15.5
                              +10.5,plaheight+y));
  END;

  PROCEDURE buildopnt;
  BEGIN
    BOOLEAN b;
    ! lets build output points from ptvec;
    pterm:=ptvec.length;

outzip: -NEW vector;
x:=14;
FOR i:=1 STEP 1 UNTIL input DO
x:=x+14;
x:=x+16;
! now to generate points;
b:=ptvec.val(1) QUA point.y := ptvec.val(2) QUA point.y;
j:=IF b THEN 1 ELSE pterm;
y:=60.5-8-3.5;
FOR i:=1 STEP 1 UNTIL pterm DO
BEGIN
p:=ptvec.val(j) QUA point;
IF p.y < y THEN y:=p.y;
outzip.append(NEW point(x-.5+8.5,y));
y:=y+7;
j:=IF b THEN j+1 ELSE j-1;
IF i NE pterm AND i//8=8 AND i<pterm-4 THEN
y:=y+7;
END;
ptvec:=NONE;
END of buildopnt;

define("PLAandinput");
layers(green);
wire(-2,-2,16).y(36);
wire(2,7,14).y(44);
wire(2,1,50).y(54.5);
box(-2,1,9,35);
box(-2,17,8,13);
layers(red);
wire(2,4,8).y(18);
wire(2,0,22).x(4).y(46.5).xy(5,47.5).y(53).xy(4,54).y(55);
wire(-2,-2,18).x(4).y(46.5).xy(-3,47.5).y(53).xy(-2,54).y(55);
box(-5,39,-1,29);box(-2,35,1,29);
box(-5,23,-1,13);box(-2,23,1,17);
layers(implant);
box(-4.5,39,.5,13);
layers(metal);
wire(4,-8,26).x(8);
box(-8,52,10,42);
gb(-1,26);gb(1,50);gb(R,44);
be(0,8);bw(i,15);bw(1,37);
enddef;

define("PLAandcell");
layers(green);
wire(2,0,-7.5).y(0.5);
yb(7,-3.5);
layers(poly);
wire(2,3,-6.5).y(1.5);
wire(2,-1,-6.5).y(1.5);
layers(metal);
wire(3,-7,-3.5).x(7);
enddef;

define("PLAandcont");
be(-6.5,-3.5);
layers(poly);
wire(2,-2,-3.5).x(8.5+16);
layers(metal);
wire(4+16,8+3.5,-7.5), y(0.5);
enddef;

define("PLAandtpullup");
layer(green);
wire(2,-5,3.5), x(-9.5), y(-3.5);
layer(red);
box(-7.5,6.5,-1.5,.5);
layer(metal);
wire(3,-5,3.5), x(8.5);
layer(implant);
box(-y,6,8,-4);
bw(.5,3.5);
bg(-9.5,-2.5);gb(7.5,3.5);
enddef;

define("PLAandbpullup");
layer(green);
wire(2,-9.5,-3.5), x(7.5);
layer(red);
box(.5,-5,6.5,-6.5);
layer(metal);
layer(implant);
box(-9,4,8,-6);
bw(.5,3.5);
bg(-9.5,-2.5);
enddef;

! define the basic unencoded inputcolumn;
builtinpt;
inputcolumnname:-conc(codefile,"inputcolumn");
define(inputcolumnname);
draw("PLAandinput",0,-8);
y:=60.5-8;
FOR i:=1 STEP 1 UNTIL pterm-4
BEGIN
  p:-outzip.val(i) QUA point;
  IF p,y+3.5 > y THEN
  BEGIN
    layer(green);
    wire(2,1,5+y-7), y(p,y+3.5-7.5);
    layer(poly);
    wire(2,3+1,1.5+y-7), y(p,y+3.5-6.5);
    wire(2,-3+1,1.5+y-7), y(p,y+3.5-6.5);
  END;
  y:=p,y+3.5;
  draw("plaandcell",i,y);
  y,="y'7;
  IF (i/8)*8=i AND i<pterm-4 THEN
  BEGIN
    draw("PLAgroud",i,y-3.5);
    y:=y+7;
  END;
END of for;
draw("PLAgroud",i,y-3.5);
enddef;

! generate the body of the pla;
planame:-conc(codefile,"pla");
define(planame);
y:=60.5-8;
FOR i:=1 STEP 1 UNTIL pterm DO
BEGIN
  p:=outzip.val(i) QUA point;
  y:=p.y+3.5;
  IF (i//2)*2<i THEN
    draw("PLAandtpullup",.5,y-7) ELSE
draw("PLAandBpullup",.5,y);
  y:=y+7;
  IF (i//8)*8=i AND i<pterm-4 THEN y:=y+7;
END;
x:=14;
FOR i:=1 STEP 1 UNTIL input DO
BEGIN
  IF plaguts > 3 THEN
draw(inputcolumnname,x,0);
x:=x+14;
END;
y:=60.5-8;
FOR i:=1 STEP 1 UNTIL pterm DO
BEGIN
  p:=outzip.val(i) QUA point;
  IF p.y+3.5>y THEN
BEGIN
    layer(metal);
    wire(4+16,+8+x-.5+3.5,0.5+y-7).y(p.y+3.5-7.5);
  END;
y:=p.y+3.5;
draw("PLAandcont",x-.5,y);
y:=y+7;
  IF (i//8)*8=i AND i<pterm-4 THEN
BEGIN
draw("PLAtee",x-.5,y-3.5);
y:=y+7;
END;
END of for;
draw("PLAtee",x-.5,y-3.5);
x:=x+13.5;
maxy:=y+10;
layer(metal);
wire(4,-9,y+10),y(26-8),x(i4*input+2);
box(i4*input+9,52-8,i4*input+19,42-8);
wire(4,-9,0-8),y(26-8);
y:=60.5-8;
IF plaguts > 3 THEN
BEGIN
  layer(green);
  filin:=NCW infile<conc<codefile,".COD">); fis:
  filin.open(blanks(132));
y:=60.5-8;
FOR i:=1 STEP 1 UNTIL pterm DO
BEGIN
  x:=14;
  filin.inimage;
p:=outzip.val(i) QUA point;
y:=p.y+3.5;
  FOR j:=1 STEP 1 UNTIL input DO
BEGIN
    c:=filin.inchar;
    IF c='i' THEN box(x+1,y-1.5,x+7,y-5.5)
    ELSE IF c='0' THEN box(x-5,y-1.5,x+1,y-5.5);
    x:=x+14;
END;
    IF ((i+1)//8)==(i+1) AND i<pterm-5 THEN y:=y+7;
END;
filin.close;
END;
enddef;
END of plaand;

PROCEDURE riverfrank(vb,vt);REF(vector) vb,vt;
|-------------------------------------------------|
BEGIN
    REF(point) p1,p2,pli,pri;
    INTEGER i,j,k;
    i:=j:=vb.length;
    IF vb.length NE vt.length THEN i:=i/0;
    p1:=-vb.val(i)QUA point;p2:=-vt.val(i) QUA point;
    WHILE i>=1 AND p1.x > p2.x DO
        BEGIN
            i:=i-1;
            p1:=-vb.val(i)QUA point;p2:=-vt.val(i) QUA point;
        END;
        i:=i+1;
    WHILE i<j DO
        BEGIN
            p1:=-vb.val(i)QUA point;p2:=-vt.val(i) QUA point;
            IF pli == NONE THEN
                pli:=-NEW point(p2.x,p2.y-3) ELSE
                IF pli.x<5 THEN
                    BEGIN
                        pli.y:=p2.y-3;pli.x:=p2.x;
                    END ELSE
                    BEGIN
                        pli.y:=pli.y-5;
                        pli.x:=p2.x;
                    END;
            wire(2,p1.x,p1.y),y(p1.y),x(p2.x),y(p2.y);
            i:=i+1;
        END;
        i:=i+1;
    WHILE i>j AND p1.x < p2.x DO
        BEGIN
            i:=i+1;
            p1:=-vb.val(i)QUA point;p2:=-vt.val(i) QUA point;
        END;
        i:=i-1;
    WHILE i>=1 DO
        BEGIN
            p1:=-vb.val(i)QUA point;p2:=-vt.val(i) QUA point;
            IF pri == NONE THEN
                pri:=-NEW point(p2.x,p2.y-3) ELSE
                IF pri.x+5 <= p1.x THEN
                    BEGIN
                        pri.y:=p2.y-3;pri.x:=p2.x;
                    END;
        END;
    END;
BEGIN
p1.y:=p1.y-5;
p1.x:=p2.x;
END;
wire(2,p1.x,p1.y).y(pri.y).x(p2.x).y(p2.y);
i:=i-1;
END;
END of rivertank;

PROCEDURE riverfix(sep,offbottom,vb,vt);VALUE sep,offbottom;
|--------------------------------------------------------------------------|
REF(vector)vb,vt;INTEGER sep,offbottom;
BEGIN
REF(point)p1,p2,ps,p;
INTEGER i,j,k,m,n;
BOOLEAN debug;
REF(vector)v,w1,w;
ddebug:=FALSE;
i:=i;j:=vb.length;
IF vb.length NE vt.length THEN i:=i/0;
outtext("RIVERFIX !!!! length=");
outint(j,4);outtext("",sep");outint(sep,4);oimage;
p1:=vb.val(i)QUA point;p2:=vt.val(i)QUA point;
IF abs(p1.y-p2.y) < sep*2 THEN i:=i/0;
i:=i;j:=vb.length;
p1:=vb.val(i)QUA point;p2:=vb.val(j)QUA point;
IF p1.x > p2.x THEN
BEGIN
outtext(" warning vector B inverted!!!");oimage;
v:=NEW vector;
k:=j;
FOR i:=i STEP 1 UNTIL j DO
BEGIN
v.append(vb.val(k));
k:=k-1;
END;
v:=v;
END;
i:=i;j:=vb.length;
p1:=vt.val(i)QUA point;p2:=vt.val(j)QUA point;
IF p1.x > p2.x THEN
BEGIN
outtext(" warning vector T inverted!!!");oimage;
v:=NEW vector;
k:=j;
FOR i:=i STEP 1 UNTIL j DO
BEGIN
v.append(vt.val(k));
k:=k-1;
END;
vt:=v;
v:=NONE;
END;
END;
p1:=vb.val(i)QUA point;p2:=vt.val(i)QUA point;
IF p1.y > p2.y THEN
BEGIN
outtext(" warning dir reversed!!!");oimage;
v:=vb,vb:=vt,v:=wb;
END;
FOR j:=vb.length STEP -1 UNTIL 1 DO
BEGIN
   pi:=vb.val(j) QUA point; p2:=vt.val(j) QUA point;
   IF debug THEN
   BEGIN
      outtext(" j="); outint(j,3);
      outtext(" 1.x="); outint(pi.x,4);
      outtext(" 1.y="); outint(pi.y,4);
      outtext(" 2.x="); outint(p2.x,4);
      outtext(" 2.y="); outint(p2.y,4);
      outimage;
   END;
   IF pi.x < p2.x THEN
   BEGIN
      w:=NEW vector; w.append(pi);
      ps:=NEW point(pi.x,pi.y+sep+offbottom);
      w.append(ps);
      m:=IF w1 != NONE THEN w1.length ELSE 1;n:=1;
      IF debug THEN
      BEGIN
         outtext(" first m="); outint(m,3);
         outtext(" 1.x="); outint(pi.x,4);
         outtext(" 1.y="); outint(pi.y,4);
         outtext(" ps.x="); outint(ps.x,4);
         outtext(" ps.y="); outint(ps.y,4);
         outimage;
      END;
      WHILE n < m DO
      BEGIN
         p:=w1.val(n) QUA point;
         IF debug THEN
         BEGIN
            outtext(" n="); outint(n,3);
            outtext(" p.x="); outint(p.x,4);
            outtext(" p.y="); outint(p.y,4);
            outtext(" ps.x="); outint(ps.x,4);
            outtext(" ps.y="); outint(ps.y,4);
            outimage;
         END;
         IF ps.y < p.y+sep AND p.x-sep < p2.x THEN
         BEGIN
            ps:=NEW point(p.x-sep,ps.y); w.append(ps);
            ps:=NEW point(p.x-sep,p.y+sep); w.append(ps);
            IF debug THEN
            BEGIN
               outtext(" new ="); outint(m,3);
               outtext(" ps.x="); outint(ps.x,4);
               outtext(" ps.y="); outint(ps.y,4);
               outimage;
            END;
         END;
         n:=n+1;
      END;
      m:=w.length;
      ps:=w.val(1) QUA point;
      FOR n:=2 STEP 1 UNTIL m DO
      BEGIN
         p:=w.val(n) QUA point;
         IF p.x=ps.x THEN
            wire(2,ps.x,ps.y).y(p.y) ELSE
         END;
wire(2,ps.x,ps.y),x(p.x);ps:-p;
END;
w1:-w;
wire(2,ps.x,ps.y),x(p2.x),y(p2.y);
END;
END;
j:=vb.length;i:=i;w1:-NONE;
WHILE i<j DO
BEGIN
pi:-vb.val(i)QUA point;p2:-vt.val(i)QUA point;
IF debug THEN
BEGIN
outtext(" i=");outint(i,3);
outtext(" x=");outint(pi.x,4);
outtext(" y=");outint(pi.y,4);
outtext(" 2.x=");outint(p2.x,4);
outtext(" 2.y=");outint(p2.y,4);
outimage;
END;
IF pi.x > p2.x THEN
BEGIN
w:-NEW vector;w.append(pi);
ps:-NEW point(pi.x,pi.y+sep+offbottom);w.append(ps);
END;
IF w1 :-= NONE THEN w1.length ELSE -1;n:=1;
WHILE n<=m DO
BEGIN
pi:w1.unl(n)QUA point;
IF ps.y < (p.y+sep AND p.x+sep) > p2.x THEN
BEGIN
ps:-NEW point(p.x+sep,ps.y);w.append(ps);
ps:-NEW point(p.x+sep,p.y+sep);w.append(ps);
END;
n:=n+1;
END;
m:=w.length;
ps:-w.val(i)QUA point;
FOR n:=2 STEP 1 UNTIL n DO
BEGIN
pi:-w.val(n)QUA point;
IF p.x=ps.x THEN
wire(2,ps.x,ps.y),y(p.y) ELSE
wire(2,ps.x,ps.y),x(p.x);ps:-p;
END;
w1:-w;
wire(2,ps.x,ps.y),x(p2.x),y(p2.y);
i:=i+1;
END ELSE i:=i+1;
END CLOC
IF j>=i AND pi.x = p2.x THEN
BEGIN
wire(2,pi.x,pi.y),y(p2.y);
i:=i+1;
END ELSE i:=i+1;
END;
END of riverfrezx;

PROCEDURE riverfrez(w,sep,v1,vr);VALUE w,sep;
REF(vector) v1,vr;INTEGER w,sep;
|------------------------------------------|
BEGIN
REF(point) p1,p2,pli,pri;
INTEGER i,j,k;
REF(vector) v;
IF vl.length NE vr.length THEN i:=i/0;
i:=i;j:=vl.length;
outtext("RIVERFREY !!!! length=");
outint(j,4);outtext(" ,sep=");outint(sep,4);outimage;
i:=i;j:=vl.length;
p1:-vl.val(i)QUA point;p2:-vr.val(i)QUA point;
IF abs(p1.x-p2.x) < sep*2 THEN i:=i/0;
p1:-vl.val(i)QUA point;p2:-vl.val(i)QUA point;
IF p1.y > p2.y THEN
BEGIN
  outtext(" warning vectors inverted!!!");outimage;
  v:-NEW vector;
k:=j;
FOR i:=1 STEP 1 UNTIL j DO
BEGIN
  v.append(vl.val(k));
k:=k-1;
END;
vl:-v;
v:-NEW vector;
k:=j;
FOR i:=1 STEP 1 UNTIL j DO
BEGIN
  v.append(vr.val(k));
k:=k-1;
END;
v:-v;
v:-NONE;
END;
p1:-vl.val(i)QUA point;p2:-vl.val(j)QUA point;
i:=abs(p1.y-p2.y);
p1:-vr.val(i)QUA point;p2:-vr.val(j)QUA point;
k:=abs(p1.y-p2.y);
IF i > k THEN ! sides must be reversed;
BEGIN
  outtext(" warning vectors reversed!!!");outimage;
  v:-vl;vl:-vr;vr:-v;
END;
p1:-vl.val(i)QUA point;p2:-vr.val(i)QUA point;
IF p1.x > p2.x THEN
BEGIN
  outtext(" warning dir reversed!!!");outimage;
  sep:=-sep;
END;
i:=i;j:=vl.length;
WHILE j=i DO
BEGIN
  p1:-vl.val(j)QUA point;p2:-vr.val(j)QUA point;
  IF j >= i AND p1.y < p2.y THEN
  BEGIN
    IF pli = NONE THEN
      pli := NEW point(p1.x+sep,p1.y) ELSE
      IF pli.y-sep >= p2.y THEN
        BEGIN
          pli.x:=pi.x+sep;
          pli.y:=pi.y;
        END
      END
  END
ELSE
BEGIN
  pl1.x:=pl1.x+sep;
  pl1.y:=pl1.y;
END;
wire(w,p1.x,p1.y).x(pl1.x).y(p2.y).x(p2.x);
j:=j-1;
END;
IF j=i THEN
BEGIN
  p1:=vl.val(j)QUA point;p2:=vr.val(i) QUA point;
END;
IF j=i AND p1.y = p2.y THEN
BEGIN
  wire(w,p1.x,p1.y).x(p2.x);
  j:=j-1;
END;
p1:=vl.val(i)QUA point;p2:=vr.val(i) QUA point;
IF j=i AND p1.y > p2.y THEN
BEGIN
  IF pri == NONE THEN
    pri := NEW point(p1.x+sep,p1.y) ELSE
    IF pri.y+sep <= p2.y THEN
      pri.x:=p1.x+sep;
      pri.y:=p1.y;
    END
  ELSE
    pri.x:=pri.x+sep;
    pri.y:=p1.y;
  END;
BEGIN
  wire(w,p1.x,p1.y).x(pri.x).y(p2.y).x(p2.x);
i:=i+1;
END;
IF j=i THEN
BEGIN
  p1:=vl.val(i)QUA point;p2:=vr.val(i) QUA point;
END;
IF j=i AND p1.y = p2.y THEN
BEGIN
  wire(w,p1.x,p1.y).x(p2.x);
i:=i+1;
END;
END;
outtext("end of RIVERFREDY !!!! "); outimage;
END of riverfedy;

PROCEDURE adjustpnty(y);VALUE y;REAL y;
BEGIN
  IF y<leftpnt.y THEN leftpnt.y:=y;
  IF y>rightpnt.y THEN rightpnt.y:=y;
END;
PROCEDURE adjustpntx(x);VALUE x;REAL x;
BEGIN
  IF x<leftpnt.x THEN leftpnt.x:=x;
  IF x>rightpnt.x THEN rightpnt.x:=x;
END;
BEGIN ! a real cheap way to tell if we have a command line;
  REAL   i,j;
TEXT cline;

outtext("HI THERE = READCIF?");breakoutimage;
inimage;
cline:-copy(image);
breadcif:=sysin.inchar='y';
IF breadcif THEN
   outtext("readcif") ELSE outtext("no read");outimage;
   outtext("ROM GUTS?");breakoutimage;
inimage;
cline:-copy(image);
romguts:=sysin.inchar='y';
IF romguts THEN
   outtext("WE HAVE ROMGUTS") ELSE outtext("NO guts");outimage;
   outtext("ZOOM GUTS?");breakoutimage;
inimage;
cline:-copy(image);
zoomguts:=sysin.inchar='y';
IF ZOOMguts THEN
   outtext("WE HAVE ZOOMGUTS") ELSE outtext("NO guts");outimage;
   outtext("GREG GUTS?");breakoutimage;
inimage;
cline:-copy(image);
GREGguts:=cline.sub(1,1)="y",
gregguts:=sysin.inchar='y';
IF GREGguts THEN
   outtext("WE HAVE GREGGUTS") ELSE outtext("NO guts");outimage;
   outtext("GUTS UP DUTCH!!!!");outimage;
END;

cifscale:=2;
IF breadcif THEN
   readcif("pascal.cif");
laplibstuff;

define("subprimcell");
DECLARE-----------------------------
BEGIN
   INTEGER x,gy;
   gy:=18;!ground wire;
   ! the origin is at the center or the input to pla;
   layer(blue);
   wire(4,0,0).dx(-21); wire(3,0,0).dx(2);! vdd ;
   wire(4,0,gy).dx(-21); wire(3,0,gy).dx(2);! gnd;
   wire(3,0,-27).dx(-21); wire(3,0,-27).dx(2);! refresh;
   wire(3,0,-21).dx(-21); wire(3,0,-21).dx(2);! read;
   wire(3,0,gy+7+6.5).dx(-21); wire(3,0,gy+7+6.5).dx(2);! write ;
   wire(3,0,gy+7+6.5+7).dx(-21); wire(3,0,gy+7+6.5+7).dx(2);! gnd;
   wire(3,0,yy+7+6.5+14).dx(-21); wire(3,0,yy+7+6.5+14).dx(2);
   !reset ;
   rb(-4,gy+7+7);! write contact;
   layer(green);
   wire(2,0,gy+7+6.5+7).dx(-15);! green short line;
   gb(-15,gy+7+6.5+7);! green contact;
   wire(2,0,0).dy(35+14); wire(2,0,0).dy(-30);! control line;
   wire(2,-6,0).dy(15).dx(5).dx(-7);
   wire(2,-6,0).dy(-12).dx(-6);
   gb(-12,gy);
edgeompt:=-NEW point(0,-15.5);
drawmy(rom.planame,0,0);
enddef;

define("subregister");
!-----------------------------------------------

x:=rom.plainput(7),x+14;y:=rom.plainput(7),y+27+22;
adjustpntx(x);adjustpnty(y);
subtoppnt:=-NEW vector;subbottompnt:=-NEW vector;
! generation of the subroutine call;
subreadpnt:=-NEW point(x+2,y-21);
subwritepnt:=-NEW point(x+2,y+18+6.5);
v:=-NEW vector;
FOR i:=-7 STEP -1 UNTIL 1 DO
BEGIN
  subbottompnt.append(NEW point(x,y-30));
  v.append(NEW point(rom.plainput(i),x,rom.plainput(i),y));
  subtoppnt.append(NEW point(x,y+35+14));
  IF i=7 THEN
  BEGIN
    draw("subendcell",x,y);
    x:=x-17;
  END
  ELSE
  BEGIN
    draw("subprimcell",x,y);
    x:=-x-23;
  END
  END;

adjustpntx(x);adjustpnty(y);
subeddpt:=-NEW point(x,y);
subendltpnt:=-NEW point(x,y+19+7+6.5+7);
subandtpnt:=-NEW point(x,v+18);
subph2pnt:=-NEW point(x,y-27);
subenpnt:=-NEW point(x,y-21);
subresetpnt:=-NEW point(x,y+18+7+6.5+14);

! lets connect up the sub to rom;
layer(green);
riverfrank(v,subbottompnt);
v:=-NONE;

! generation of the top bus interface;
! subtoppnt is changed to point to the top points!;
layer(green);
j:=8;!
FOR i:=-1 STEP 1 UNTIL 7 DO
BEGIN
  pnt:=subtoppnt.val(i) QUA point;
  wrk:=(2,pnt.x,pnt.y),dy(j);
  pnt.y:=pnt.y+j;
  gb(pnt.x,pnt.y);
  j:=-j+bluebussep;
  adjustpntx(pnt.x);adjustpnty(pnt.y);
END;

adjustpntx(x);adjustpnty(pnt.y);
topy:=pnt.y;
! generate phase i cut off for the write into sub;
layer(red);
pnt:rom.phii;
pnt.x:=rom.plainput(7).x+8;pnt.y:=-pnt.y;
wire(2,pnt.x,pnt.y)(rom.plaoutput(1).y+6)
.x(rom.plaoutput(1).x+3);
adjustpntx(x);adjustpnty(y);

enddef;

adjustpntx(x);adjustpnty(y);

! ---------------------------------------------------------------
<table>
<thead>
<tr>
<th>D A V E S P O I N T S</th>
</tr>
</thead>
</table>

! now lets create the zoom;
allport:-NEW vector; ! for the translator;
pascept:-NEW vector;
pascept.append(NEW point(1216,-651));!_WRITE_TO_LOWER (BUF) (PLSR) #1;
pascept.append(NEW point(1192,-651));
! I.R.,_WRITE_TO_UPPER (BUF) (PLSR) #1;
pascept.append(NEW point(1168,-651));
! I.R.,_READ_FROM_UPPER (BUF) (PLSR) #1;
pascept.append(NEW point(1120,-651));
! ALU_OUT, _WRITE_TO_UPPER (BUF) (PLSR) #1;
pascept.append(NEW point(1024,-651));!CIN (BUF) (PLSR) #1;
pascept.append(NEW point(856,-651));!KFF (BUF) (PLSR) #1;
pascept.append(NEW point(832,-651));!KFT (BUF) (PLSR) #1;
pascept.append(NEW point(808,-651));!KTF (BUF) (PLSR) #1;
pascept.append(NEW point(784,-651));!KTT (BUF) (PLSR) #1;
pascept.append(NEW point(760,-651));!FFFF (BUF) (PLSR) #1;
pascept.append(NEW point(736,-651));!PFT (BUF) (PLSR) #1;
pascept.append(NEW point(712,-651));!PTF (BUF) (PLSR) #1;
pascept.append(NEW point(688,-651));!PTT (BUF) (PLSR) #1;
pascept.append(NEW point(664,-651));
!REGISTERS, _WRITE_TO_LOWER (BUF) (PLSR) #6;
pascept.append(NEW point(592,-651));
!REGISTERS, _WRITE_TO_UPPER (BUF) (PLSR) #6;
pascept.append(NEW point(544,-651));
!REGISTERS, _READ_FROM_UPPER (BUF) (PLSR) #6;
pascept.append(NEW point(520,-651));
!REGISTERS, _WRITE_TO_LOWER (BUF) (PLSR) #5;
pascept.append(NEW point(496,-651));
!REGISTERS, _WRITE_TO_UPPER (BUF) (PLSR) #5;
pascept.append(NEW point(472,-651));
!REGISTERS, _READ_FROM_UPPER (BUF) (PLSR) #5;
pascept.append(NEW point(448,-651));
!REGISTERS, _WRITE_TO_LOWER (BUF) (PLSR) #4;
pascept.append(NEW point(424,-651));
!REGISTERS, _WRITE_TO_UPPER (BUF) (PLSR) #4;
pascept.append(NEW point(400,-651));
!REGISTERS, _READ_FROM_UPPER (BUF) (PLSR) #4;
pascept.append(NEW point(376,-651));
!REGISTERS, _WRITE_TO_LOWER (BUF) (PLSR) #3;
pascept.append(NEW point(352,-651));
!REGISTERS, _WRITE_TO_UPPER (BUF) (PLSR) #3;
pascept.append(NEW point(328,-651));
!REGISTERS, _READ_FROM_UPPER (BUF) (PLSR) #3;
pascept.append(NEW point(304,-651));
!REGISTERS, _WRITE_TO_LOWER (BUF) (PLSR) #2;
pascept.append(NEW point(280,-651));
!REGISTERS, _WRITE_TO_UPPER (BUF) (PLSR) #2;
pascept.append(NEW point(256,-651));
!REGISTERS: _READ_FROM_UPPER (BUF) (PLSR) #2;
pascpnt.append(NEW point(232, -651));
!REGISTERS: _WRITE_TO_LOWER (BUF) (PLSR) #1;
pascpnt.append(NEW point(208, -651));
!REGISTERS: _WRITE_TO_UPPER (BUF) (PLSR) #1;
pascpnt.append(NEW point(184, -651));
!REGISTERS: _READ_FROM_UPPER (BUF) (PLSR) #1;
pascpnt.append(NEW point(160, -651));
!PORT: _READ_FROM_UPPER (BUF) (PLSR) #1;
pascpnt.append(NEW point(136, -651));
!PORT: WRITE TO UPPER (BUF) (PLSR) #1;
pascpnt.append(NEW point(112, -651));
!PORT: _WRITE_TO_LOWER (BUF) (PLSR) #1;

portload: = NEW point(88, -651);! PORT, LOAD REG (BUF) (PLSR) #1;
allportid.append(portload);
portenable: = NEW point(64, -651);! PORT, DRIVE ENABLE (BUF) (PLSR) #1;
allportid.append(portenable);
zeropnt: = NEW point(1048, -651);! MSB (BUF) (PLSR) #1;
allportid.append(zeropnt);
msbpoint: = NEW point(1072, -651);! ZERO (BUF) (PLSR) #1;
allportid.append(msbpoint);
plsrini: = NEW point(30, -651);! PLSR IN #0;
allportid.append(plsrini);
plsrouti: = NEW point(1250, -651);! PLSR OUT #0;
allportid.append(plsrouti);
lsb: = NEW vector;
lsb.append(NEW point (1053, 971));
lsb.append(NEW point (1169, 971+18));
lsb.append(NEW point (1169, 1079+18));

j: = lsb.length;
FOR i:=1 STEP 1 UNTIL j DO
allportid.append(lsb.val(i));
phidavepnt: = NEW point (-16+14, -651-2);
allportid.append(phidavepnt);

j: = pascpnt.length;
FOR i:=1 STEP 1 UNTIL j DO
allportid.append(pascpnt.val(i));

portpd: = NEW vector;
portpd.append(NEW point(0, 24));! PORT, TO PAD #1;
portpd.append(NEW point(0, 168));! PORT, TO PAD #2;
portpd.append(NEW point(0, 312));! PORT, TO PAD #3;
portpd.append(NEW point(0, 456));! PORT, TO PAD #4;
portpd.append(NEW point(0, 600));! PORT, TO PAD #5;
portpd.append(NEW point(0, 744));! PORT, TO PAD #6;
portpd.append(NEW point(0, 888));! PORT, TO PAD #7;
portpd.append(NEW point(0, 1032));! PORT, TO PAD #8;

j: = portpd.length;
FOR i:=1 STEP 1 UNTIL j DO
allportid.append(portpd.val(i));

irportpd: = NEW vector;
irportpd.append(NEW point(1271, 1050));
irportpd.append(NEW point(1271, 906));
irportpd.append(NEW point(1271, 762));
irportpd.append(NEW point(1271, 618));

j: = irportpd.length;
FOR i:=1 STEP 1 UNTIL j DO
allportid.append(irportpd.val(i));

j:=allportid.length;
FOR i:=1 STEP 1 UNTIL j DO
BEGIN
  pnt:=allportid.val(i) QUA point;
  x:=pnt.x/2;pnt.x:=pnt.y/2;
  pnt.y:=x;
  ! translate;
  pnt.x:=pnt.x+(455/2);
  pnt.y:=pnt.y-(1200/2);  ! off one;
  !
END;

v:=NEW vector;
FOR i:=1 STEP 1 UNTIL 34 DO
v.append(NEW point(pascpnt.val(i) QUA point.1,-pascpnt.val(i) QUA point-2));
z:=-NEW pland(14,v,"zcode",IF zoomguts THEN 10 ELSE 2);

define("topbuz");
!-----------------------------------------------------------------------;
! generate write line or hl line;
layer(green);
wire(2,rom.plaoutput(i).x,rom.plaoutput(i).y).y(subwritepnt.y);
wire(3,rom.plaoutput(i).x,subwritepnt.y).x(subwritepnt.x);

! generates na-source lines;
layer(red);  ! enable read on next address;
wire(2,rom.plaoutput(9).x,rom.plaoutput(9).y).y(subreadpnt.y-4)
x(rom.plaoutput(2).x-3);
layer(green);  ! read line on sub-register;
wire(2,rom.plaoutput(10).x,rom.plaoutput(10).y).y(subreadpnt.y);
layer(blue);
wire(3,subreadpnt.x,subreadpnt.y).x(rom.plaoutput(10).x);

! enable read on IR register;
layer(blue);

y:=subtoppnt.val(i)QUA point.y-bluebuzsep;
nasource:=-NEW point(rom.plaoutput(34).y+5,y);
wire(3,rom.plaoutput(ii).x,rom.plaoutput(ii).y)
y(nasource.y).x(nasource.x);

! generate the poly control for the top three to ground;
layer(red);
rbr(rom.plaoutput(ii).x,subtoppnt.val(i) QUA point.y-bluebuzsep);
wire(2,rom.plaoutput(ii).x,subtoppnt.val(i) QUA point.y-bluebuzsep)
y(subtoppnt.val(7) QUA point.y+3);

! generate condition codes;
! based on above defined yllll;
ccpnt:=NEW vector;x:=rom.plaoutput(34).x+5;
FOR i:=13 STEP 1 UNTIL 16 DO
BEGIN
  layer(blue);
  y:=y-bluebuzsep;
  wire(3,rom.plaoutput(i).x,rom.plaoutput(i).y).
y(y).x(x);
ccppnt.append(NEW point(x,y));
END;
layer(red);! disables line 0 from nextaddress;
wire(2,rom.plaoutput(12).x,rom.plaoutput(12).y)
  .y(subreadpnt.y+6).x(rom.plaoutput(8).x-2);

! generation of top big blue buses from subtoppnt;
layer(blue);
x:=rom.plaoutput(34).x+5;
FOR i:=1 STEP 1 UNTIL 4 DO
BEGIN
  pnt:-subtoppnt.val(i) QUA point;
  wire(3,pnt.x,pnt.y).x(x);
  pnt.x:=x;
END;
x:=rom.plaoutput(9).x;
adjustpntx(x).adjustpnty(y);
FOR i:=5 STEP 1 UNTIL 7 DO
BEGIN
  pnt:-subtoppnt.val(i) QUA point;
  wire(3,pnt.x,pnt.y).x(x);
  gb(x,pnt.y);
END;
! greeny interface for the buz;
layer(green);
FOR i:=5 STEP 1 UNTIL 7 DO
BEGIN
  pnt:-subtoppnt.val(i) QUA point;
  wire(2,x,pnt.y).x(rom.plaoutput(13).x);
  gb(rom.plaoutput(13).x,pnt.y);
END;
! blue ground buz;
layer(blue);
toppnt:-NEW point(rom.plaoutput(13).x,subtoppnt.val(7)QUA
  point.y+3);
wire(3,toppnt.x,subtoppnt.val(5)QUA point.y).
  y(toppnt.y);

! generation of greeny interface from the big rom;
layer(green);
j:=i+7;
FOR i:=1 STEP 1 UNTIL 7 DO
BEGIN
  pnt:- subtoppnt.val(i) QUA point;
  wire(2,rom.plaoutput(j).x,rom.plaoutput(j).y).y(pnt.y);
  gb(rom.plaoutput(j).x,pnt.y);
  j:=j-1;
END;
adjustpntx(x).adjustpnty(y);

! this is the set of the x that determines the sep of the plaand;
x:=rom.plawidth-i1;
! lets make the ground buz on the rom bigger - OK!!!!
layer(blue);
wirerom.8,x,-4)y(--rom.plaheight);
romgndpnt:-NEW point(x,-rom.plaheight);
x:=x+9;

! buz control lines to bottom of chip in poly;
layer(blue);  
!x:=x+2+3+1.5;  
y:=rom.plaoutput(34).y+6;  
buscntlpnt:=-NEW vector;  
FOR i:=34 STEP -1 UNTIL 32 DO  
BEGIN  
  wire(3,rom.plaoutput(i).x,rom.plaoutput(i).y).y(y).x(x),  
  y(-rom.plaheight+18);  
  buscntlpnt.append(NEW point(x,-rom.plaheight+18));  
  x:=x+7;y:=y+6;  
END;  

! set ready line point;  
rdypnt:=-NEW point(x,-rom.plaheight+18);  
pnt:=ccpnt.val(4) QUA point;  
wire(3,rdypnt.x,rdypnt.y).y(pnt.y-bluebussep);  
gb(rdypnt.x,pnt.y-bluebussep);  
layer(green);  
wire(2,rdypnt.x,pnt.y-bluebussep).  
dx(0).y(subtoppnt.val(i) QUA point,y);  
gb(rdypnt.x-0,subtoppnt.val(i) QUA point,y);  
rdypnt:=-NEW point(rdypnt.x,pnt.y-bluebussep);  
layer(red);  
r(pnt.x,pnt.y);  
wire(2,pnt.x,pnt.y).x(rdypnt.x-8+3);  
x:=x+7;  

! phase2 output to the bottom of the chip;  
layer(red);  
pnt:=-rom.ph12;  
wire(2,pnt.x,pnt.y).x(x);  
r(pnt.x,pnt.y);  
layer(blue);wire(3,x,pnt.y).y(-rom.plaheight+24);  
ph2romoutpnt:=-NEW point(x,-rom.plaheight+24);  

zoomx:=(x)+3+15.5;! set up the old zoom;  
! ^ clearance;  
! ^ center of decoded;  

! now lets lace the rom outputs to zoom inputs 1111;  
BEGIN  
  INTEGER bignurd;  
  INTEGER i,j;  
  i:=31;  
  bignurd:=rom.plaoutput(34).y+6;  
  FOR j:=1 STEP 1 UNTIL 14 DO  
BEGIN  
    IF mod(j,2)=1 THEN  
    BEGIN  
      layer(red);  
      wire(2,rom.plaoutput(i).x,rom.plaoutput(i).y)  
      .y(bignurd).x(zoom.plainput(j).x+zoomx)  
      .y(zoom.plainput(j).y);  
      bignurd:=bignurd+3;  
    END ELSE  
    BEGIN  
      layer(green);  
      wire(2,rom.plaoutput(i).x,rom.plaoutput(i).y)  
      .y(bignurd).x(zoom.plainput(j).x+zoomx)  
      .y(zoom.plainput(j).y+zoomx);  
    END;
.y(zoom.plainput(j),y);
begin:
dignurdd:=dignurdd+3;
end;
i:=i-1;
end;
!
now lets translates zoom car;
for i:=1 step 1 until 34 do
begin:
zoom.output(i).x:=zoom.output(i).x+zoomx;
zoom.output(i).y:=-zoom.output(i).y;
end;
!
now the subtop punt is adjusted to be only the 4 points;
v:=new vector;
for i:=1 step 1 until 4 do v.append(subtoppnt.val(i));
subtoppnt:=v;
enddef;
define("zoom");
!-----------------------------------------------
edgetoompnt:=new point(zoomx-15.5,0);
drawmy(zoom.planame,zoomx,v);
gregpnt:=new point(zoomx,-zoom.platheight);
enddef;
!
determine daves stuff position !!!;
zoomx:=zoomx+zoom.platwidth+35+3+8+0;
! ^ five metal lines;
! ^ clearance;
! ^ bonus;
! ^ end;
!
trans all ports by zoom;
j:=allportid.length;
for i:=1 step 1 until j do
begin:
! trans late x by zoom;
pnt:=allportid.val(i) qua point;
pnt.x:=pnt.x+zoomx;
end;
!
if not breadcif then!readcif;
begin:
define("pascalchip");
layer(green);
!box(-65/2,-655/2,1340/2,1108/2);
! a box of the data path;
enddef;
end;
davesize:=new point(1108/2+655/2,1340/2+65/2);
define("daver");
!-----------------------------------------------
drawrot("pascalchip",0,0,0,-1);
enddef;
define("dave");
!------------------------------------------------------------------------;
drawv("dave",(655/2)+zoomx,-1280/2);! took off 100;
edgedavepnt:-NEW point(zoomx,30);
enddef;

define("congeorge");
!------------------------------------------------------------------------;

BEGIN

REAL basex,basey,z;
REF(point) cc3pnt;
! top ground buz from big dave to the old zoom'0;
layer(blue);
wire(20,edgedavepnt.x,edgedavepnt.y-10).x(edgezoompnt.x+
zoom.plawidth-12).y(edgezoompnt.y-40);

! set bases for up lines;
basyz:=edgedavepnt.y-20-3-1.5;
zorzk:=new vector;
basez:=zeropnt.x-3-2;

! clock line;
layer(green);
wzire(3,plsroute1.x+2,plsroute1.y+6).x(basez).y(basez);

gb(basez,basey);
zorzk.append(new point(basez,basey));basez:=basez-7;

! plsrouti -------------------;
layer(red);
wzire(2,plsroute1.x+2,plsroute1.y).x(basez).z(blue).
y(basez);
layer(green);
rzrb(basez,basey);
zorzk.append(new point(basez,basey));basez:=basez-7;

! condition code set;
cc3pnt:-ccpnt.val(3) QUA point;
! msb;
layer(blue);
rzrb(msbpnt.x,msbpnt.y);
pnt:-subtoppnt.val(1) QUA point;
wzire(3,msbpnt.x,msbpnt.y).x(basez).y(basez);
layer(green);
gb(basez,basey);
zorzk.append(new point(basez,basey));
wire(2,basez,basey).
y(cc3pnt.y-15).x(basez+12).y(pnt.y);
gb(basez+12,pnt.y);
layer(blue);
wzire(3,cc3pnt.x,cc3pnt.y).x(basez+12-5);
rzrb(basez+12-5,cc3pnt.y);
layer(red);
wire(2,basex+12-5,cc3pnt.y).x(basex+12-5+8);
basex:=basex-7;
!
layer(blue);
rb(zeropnt.x,zeropnt.y);
pnt:=subtoppnt.val(i) QUA point;
wire(3,zeropnt.x,zeropnt.y),
x(basex),
y(basew);
layer(green);
rb(basex,basew);
zorzk.append(new point(basex,basew));
wire(2,basex,basew),
y(pnt.y);
rb(basex,pnt.y);
cc3pnt:=ccpnt.val(2) QUA point;
layer(blue);
wire(3,cc3pnt.x,cc3pnt.y),x(basex-5);
rb(basex-5,cc3pnt.y);
layer(red);
wire(2,basex-3,cc3pnt.y),x(basex+3);
basex:=basex-7;
!
plsr1 --------
layer(blue);
rh(plsr1.x,plsr1.y+1);
wrl(3,plsr1.x,plsr1.y),
x(basex),
y(basew);
layer(green);
rb(basex,basew);
zorzk.append(new point(basex,basew));
basex:=basex-7;
!
plsr3 ---------
rb(basex,basew);
zorzk.append(new point(basex,basew));
layer(blue);
wrl(3,basex,basew),
y(edgedavepnt.y-davesize,y+30+8).dx(12),
z(green),
x(edgedavepnt.x+5);
basex:=basex-7;
!
phi1 ---------
!
adjustment of phi for design rules;
phidavepnt.y:=phidavepnt.y-2;
rb(basex,basew);
zorzk.append(new point(basex,basew));
layer(blue);
wrl(3,basex,basew),
y(phidavepnt.y),x(edgedavepnt.x-5),
z(green),
x(phidavepnt.x);
phidavepnt.x:=edgedavepnt.x-5;
rb(phidavepnt.x,phidavepnt.y);
!

top connections to the IR;
layer(red);
j:=pascpnt.length;
FOR i:=1 STEP 1 UNTIL j DO
BEGIN
  pnt:=pascpnt.val(i) QUA point;
  pnt.y:=pnt.y-3;
END;
riverredy(2,5, zoom.outzip,pascpnt);
v:=NEW vector;
x:=importptd.val(4) QUA point.x;
v:=subtoppnt.val(i) QUA point.y-10;
FOR i:=4 STEP -1 UNTIL 1 DO
BEGIN
  pnt:=subtoppnt.val(i) QUA point;
  layer(blue);
  IF i=1 THEN topline:=NEW point(x,pnt.y);
  wire(3,pnt.x,pnt.y).x(x);
  gb(x,pnt.y);
  layer(green);
  wire(2,x,pnt.y).y(importptd.val(i) QUA point.y+15+z).
  x(importptd.val(i) QUA point.x-4).
  y(importptd.val(i) QUA point.y);
  z:=z+7;
  x:=x+bluebuzsep;
END;

pnt:=importptd.val(4) QUA point;
layer(blue);
wire(3,nasource.x,nasource.y).x(pnt.x-8);
rb(pnt.x-8,nasource.y);
layer(red);
wire(2,pnt.x-8,nasource.y).x(x-4);
END;
endef;

greg:=NEW pla(9,12,8,4,"gcode",IF greg guts THEN 10 ELSE 2);
define("greg");
!-----------------------------------------------------------------------------------
BEGIN
  gregpnt.y:=gregpnt.y-14;
  gregpnt.x:=gregpnt.x+20;
drawrot(greg.planame,gregpnt.x,gregpnt.y,0,-1);
  j:=3;
  layer(blue);
  FOR i:=1 STEP 1 UNTIL 3 DO
BEGIN
  pnt:=buscnt1pnt.val(j) QUA point;j:=j-1;
  wire(3,pnt.x,pnt.y).y(gregpnt.y-(i+1)*14).
  x(gregpnt.x-2);
  gb(gregpnt.x-2,gregpnt.y-(i+1)*14);
END;
wire(3,rypnt.x,rypnt.y).y(gregpnt.y-14).
  x(gregpnt.x-2);
  gb(gregpnt.x-2,gregpnt.y-14);
pnt:=greg.phii;pnt.y:=pnt.y+1;
x:=pnt.x;pnt.x:=pnt.y;pnt.y:=x;
wire(3,ph2romoutpnt.x,ph2romoutpnt.y).
  y(gregpnt.y-pnt.y).
  x(gregpnt.x+pnt.x);
  rb(gregpnt.x+pnt.x,gregpnt.y-pnt.y);
! now for the power to greg and zoom;
layer(blue);
wire(6,edgezoompnt.x+3+4,gregpnt.y+15.5-5),
x(gregpnt.x+greg.plaheight-8),
y(iedgedavepnt.y-davesize.y-5);
END;
endef;

define("elbottompads");
-----------------------------------------------------------------------------------;
BEGIN
INTEGER xgndst,xgnd,xena,yena,basey;
INTEGER z,u;
REF(vector) p;
x:=portpd.val(8) QUA point.x-3;
xgnd:=x:=x-54-32;
v:=NEW vector;
basey:=y:=portpd.val(1) QUA point.y-60;
FOR i:=1 STEP 1 UNTIL A NN
BEGIN
  drawrot("padtristate",x,y,0,-1);
  layer(green);
  v.append(NEW point(x+24,y));
  wire(2,x+24-6,y).x(x+2);
  be(x+24-6,y-2);
  gb(x,3,y-2);
  IF i:=1 THEN BEGIN xena:=x+100;yena:=y+5;END;
  layer(red);
  wire(2,x+100,y).y(y+5);
  rb(x+100,y+5);
  wire(2,x+2+8,y-3).y(y+5+7);
  rb(x+2+8,y+5+7);
  j:=j-1;
  x:=x-106;
END;
xgndst:=x+106;
layer(blue);
wire(3,xena,yena).x(portenable.x);
enableport:-NEW point(portenable.x,yena);
wire(3,xena,yena+7).x(portenable.x);
loadport:-NEW point(portenable.x,yena+7);
layer(red);
riverfrdx(5,15,v,portpd);
v:=NONE;
x:=-20;
! power pad
drawrot("ayatollah",x,y-170,-1,0);
p:=NEW vector;
z:=y 170/145(4*7),v:=-20+4*106+3+6+4+3+2;
FOR i:=1 STEP 1 UNTIL 4 DO
BEGIN
  drawrot("padout",x+106,y-170,-1,0);
  layer(red);
  wire(2,x-106/2+106,y-170+145)
  .y(z).x(u);p.append(NEW point(u,z));
  rb(u,z);
  z:=z-7;
  x:=x+106;
v:=NEW vector;
! pads for connection to greg;
pnt:=NEW point(gregpnt.x+greg.plainput(6).y,
   gregpnt.y-greg.plainput(6).x);
pnt.x:=pnt.x-2;gb(pnt.x,pnt.y);
v.append(pnt);
pnt:=NEW point(gregpnt.x+greg.plainput(7).y,
   gregpnt.y-greg.plainput(7).x);
pnt.x:=pnt.x-2;gb(pnt.x,pnt.y);
v.append(pnt);
pnt:=NEW point(gregpnt.x+greg.plaoutput(5).y,
   gregpnt.y-greg.plaoutput(5).x);
v.append(pnt);
pnt:=NEW point(gregpnt.x+greg.plaoutput(6).y,
   gregpnt.y-greg.plaoutput(6).x);
v.append(pnt);
layer(blue);
riverfredy(3,7,p,v);
p:=NONE;v:=NONE;
layer(metal);
! power;
wire(20,edgerompnt.x+24-20-106+10,y-170-10+7),
   x(edgedavepnt.x+davesize.x-10),
y(edgedavepnt.y-davesize.y);
wire(20,edgerompnt.x+24-20-106+10,y-170-10+7),
y(topy+10+145+2),
x(edgedavepnt.x+davesize.x-10);

!ground;
wire(20,xgnd-10-12+106,y-170+106-10),
x(xgndst-10); 
wire(20,-20+10+12,y-170+106-10),
x(-20+(4*106)+3),
y(gregpnt.y-10-greg.plawidth+15.5-2),
x(xgndst-10),
y(y-170+106-10);

! ground up to zoom;
wire(20,edgezoompnt.x+zoom.plawidth-12,
   gregpnt.y-10-greg.plawidth+15.5-2+5),
y(edgezoompnt.y-zoom.plheight+5);

! power from big dave over to the greg and to Z0000000000000000mm!
y:=edgedavepnt.y-davesize.y+10;
wire(20,edgedavepnt.x,y),
x( edgezoompnt.x+zoom.plawidth-12+20+3),
layer(green);
x:=edgezoompnt.x+zoom.plawidth-12+20+3-10-6;
dx(-15),
layer(blue);
box(gregpnt.x+greg.plaweight-8,y-10,x-14-7,y+10);
x:=x+8;y:=y+8;
FOR i:=1 STEP 1 UNTIL 5 DO
BEGIN
   gb(x,y);gb(x-31,y);y:=y-4;
END;

! ground to rom a dum;
layer(blue);
wire(0,romgpnt.x,romgpnt.y);
y(basey+4+2+3),
x(-20+(4*106)+3+6),
y(basey-170+106-10);

END;
enddef;

define("caltech");
begin
 text t;
t:=copy("CALTECH 1979");
layer(blue);
alpha(t,0,0,5);
end;
enddef;

define("eltoppads");
!------------------------------------------------------------------------;
BEGIN
 ref(point) p;
 text t;
 v:=topv+10+145:x:=edgerompt.x;
x:=edgerompt.x+24-20-106+20+4;
 threetops:-NEW vector;
 FOR i:=1 STEP 1 UNTIL 3 DO
 BEGIN
 layer(green);
 pnt:-NEW point(x+98,y-110-(i*7));
 wire(2,pnt.x-2,y-102),y(pnt.y);
 gb(pnt.x,pnt.y);
 threetops.append(pnt);
 draw("padin",x,y);
 x:=x+106;
 END;

 ! ready contact connection;
 x:=rdypnt.x;
 draw("padin",x-96,y);
 layer(green);
 wire(2,rdypnt.x,rdypnt.y),y(y-104);

 ! phase connections;
 ! phase 1;
 layer(blue);
 pnt:-threetops.val(2) qua point;
 wire(3,pnt.x,pnt.y),x(edgexlompt.x+10);
 gb(edgexlompt.x+10,pnt.y);
p1-zorzk.val(7) qua point;
 layer(green);
 wire(2,edgexlompt.x+10,pnt.y),
y(edgedavepnt.y+30),
x(p.x),
y(p.y);

 ! phase 2;
 pnt:-threetops.val(3) qua point;
 p1-zorzk.val(7) qua point;
 layer(blue);
wire(3,pnt.x,pnt.y),
y(y-145-20),
x(edgedavepnt.x+46);
gb(edgedavepnt.x+46,y-145-20);
layer(green);
wire(2,edgedavepnt.x+46,y-145-20),
y(zorzk.val(1) qua point.y+2);

! ph2 from bottom of rom a rum;
layer(blue);
wire(3,ph2romoutpnt.x,rom,phi2.y),
y(ccpnt.val(4) qua point.y-bluebuzsep);
rb(ph2romoutpnt.x+1,ccpnt.val(4) qua point.y-bluebuzsep);
layer(red);
wire(2,ph2romoutpnt.x,ccpnt.val(4) qua point.y-bluebuzsep),
y(y-145-20);
rb(ph2romoutpnt.x,y-145-20);

! pls r stuff;
x:=edgedavepnt.x;
x:=x-106;
draw("padin",x-96,y);
pnt:=-zorzk.val(5) qua point;
layer(green);
wire(2,pnt.x,pnt.y),y(edgedavepnt.y+40),
x(x),y(y-102);
x:=-x 106;

draw("padin",x-96,y);
pnt:=-zorzk.val(6) qua point;
layer(green);
wire(2,pnt.x,pnt.y),y(edgedavepnt.y+35),
x(x),y(y-102);
x:=-x 106;

pnt:=-zorzk.val(2) qua point;
x:=pnt.x-106/2+15;
draw("padout",x,y);
layer(red);
wire(2,pnt.x,pnt.y),y(edgedavepnt.y+20),
x(pnt.x+15),y(y-145+2);
x:=-x+106;

draw("padin",x,y);
pnt:=-zorzk.val(1) qua point;
layer(green);
wire(2,pnt.x,pnt.y),y(edgedavepnt.y+12),
x(pnt.x+18),y(y-145-10),
x(x+96),y(y-102);
x:=-x+110;

! put are names here;
layer(blue);
t:=-copy(" C EFLAND");
alpha(t,x,y-62,5);
t:=-copy(" R C MOSTELLER");
alpha(t,x,y-106-45-15,5);
t:=-copy("STACK DATA ENGINE");
alpha(t,edgedavepnt.x+60,edgedavepnt.y10,5);
! top ground stuff ;
layer(blue);
box(edgedavptnt.x+davesize.x-100,y-106,
edgedavptnt.x+davesize.x,
y-106+30);
draw("padblank",edgedavptnt.x+davesize.x-106,y);
layer(blue);
wire(20,edgedavptnt.x+davesize.x-10,edgedavptnt.y),
y(y-106+10),
x(xedgerompnt.x+24-20-106+20+3+2+0.5);
layer(green);
wire(4,topgndpnt.x,topgndpnt.y),
y(y-106+10);

END;
enddef;

define("leftbuz");
============================================================================
BEGIN
REAL x,y;
layer(blue);
!power for rom;
wire(0,edgerompnt.x-11,edgerompnt.y),
y(edgerompnt.y rom.plaheight(4),
x(edgerompnt.x+24-20-106+2);
! power for sub;
wire(3,edgerompnt.x+24-20-106+2,subuddpnt.y).x(subuddpnt.x);

! ground for sub;
wire(3,subgndbpnt.x,subgndbpnt.y),
x(edgerompnt.x+24-20-106+20+3+2),
y(topy+10+145-106+10);
wire(3,subgndtpnt.x,subgndtpnt.y),
x(edgerompnt.x+24-20-106+20+3+2);

! strap for load and read;
x:=subgndtpnt.x;
layer(blue);
wire(3,x,subbreadpnt.y).x(x-3);
wire(3,x,subwripepnt.y).x(x-3);
gb(x-3,subwripepnt.y);
gb(x-3,subbreadpnt.y);
layer(green);
x:=x-3;
wire(2,x,subwripepnt.y),y(subbreadpnt.y);
gb(x,subgndbpnt.y);! contact to ground;

! phase 2 ;
layer(red);
y:=subresetpnt.y+3+4;
x:=x-2-2;
rb(subph2pnt.x,subph2pnt.y);
wire(2,subph2pnt.x,subph2pnt.y),x(x),
y(y);
wire(2,x,subbreadpnt.y+5),x(x+2+2+3);
wire(2,x,subwripepnt.y-5),x(x+2+2+3);
rb(x,y);

! phase to rom;
x:=x-7;
rb(x,y);
layer(red);
wire(2,x,y),y(-rom.phi1.y),x(rom.phi1.x);

! reset line;
x:=x-7;
layer(blue);
wire(3,subresetpnt.x,subresetpnt.y),x(x),y(y);
rb(x,y);
layer(red);
wire(2,x,y),y(gregpnt.y-greg.plainput(5).x+3).x(-20+4*106+3+6+4+3+2);
rb(-20+4*106+3+6+4+3+2,gregpnt.y-greg.plainput(5).x+4);
layer(blue);
wire(3,-20+4*106+3+6+4+3+2,gregpnt.y-greg.plainput(5).x+4),
x(gregpnt.x-2).
y(gregpnt.y-greg.plainput(5).x);
gb(gregpnt.x-2,gregpnt.y-greg.plainput(5).x);

! add the connections up to the three tops !!!!!
layer(blue);
FOR i:=1 STEP 1 UNTIL 3 DO
BEGIN
  pnt: theetops.val(i) QUA point;
  wire(3,x,y),y(pnt.y),x(pnt.x);
  x:=x+7;
END;
END;
enddef;

define("woopie");
BEGIN
REAL wx,wy;
wx:=edgezoompnt.x+zoom.plawidth-2+22;
wy:=enableport.y-100;
drawx("noninvertingsingleb",wx,wy);
draw("noninvertingsingleb",wx,wy);

! power ;;
layer(blue);
wire(4,wx+20,wy+16),
y(wy+43);
wire(4,wx-16,wy+43),
y(edgedavpnt.y-davesize.y);
! ground;
wire(6,wx,wy+32).
dx(-20);

! one output;
layer(green);
wire(2,wx-08,wy+43).
y(portload.y).
x(portload.x);
layer(blue);
wire(3,loadport.x,loadport.y).
x(wx-08); gb(wx-08,loadport.y);

! one output;
layer(green);
wire(2,wx+08,wy+43), y(portenable.y), x(portenable.x);
layer(blue);
wire(3,enableport.x,enableport.y).
 x(wx+08);
 gb(wx+08,enableport.y);

! one input;
layer(red);
wire(2,grepnt.x+3,grepnt.y-greg.plaoutput(7).x+1),
 dx(-10), dy(-50).
 x(wx+3), y(wy-9);

! two input;
wire(2,area.port.x+area.plaheight-15.5-5,
grepnt.y-greg.plaoutput(8).x+1),
 dy(-12).
 x(wx-3), y(wy-9);

! tick tock !!!;
layer(red);
wire(2,grepnt.x,grey.phi2.y,grey.phi2.x),
 dy(-27).
z(blue).x(phidavepnt.x),
z(green).y(phidavepnt.y);

! lsb -------------------------------;
layer(blue);
wire(3,lsb.val(1) QUA point.x,lsb.val(1) QUA point.y),
 x(lsb.val(2) QUA point.x),
 y(lsb.val(2) QUA point.y);
layer(red);
rb(lsb.val(2) QUA point.x,lsb.val(2) QUA point.y);
wire(2,lsb.val(2) QUA point.x,lsb.val(2) QUA point.y),
 x(lsb.val(3) QUA point.x),
 y(topline.y-5),
 x(topline.x+30+52);
layer(green);
wire(2,topline.x+30,topline.y).x(topline.x);
drawrot("noninvertingssingle LSB",topline.x+30+43,
 topline.y-8,0,1);
! add cc connect;
layer(blue);
pnt:-ccpnt.val(1) QUA point;
wire(3,pnt.x,pnt.y).x(topline.x+20),
 rb(topline.x+20,pnt.y);
layer(red);
wire(2,topline.x+20,pnt.y).y(topline.y+3);

! super smucks groung;
layer(blue);
wire(6,topline.x+30+43-32,topline.y-8),
y(edgedavepnt.y);
!super smucks power;
layers(blue);
wire(3, topline.x+30+43-16, topline.y+19-8),
x(topline.x+30);
wire(10, topline.x+30+4, topline.y+19-8+5),
y(topy+10+145-106+10-23);
wire(10, topline.x+30+4, topy+10+145-106+10+23),
y(topy+10+145);
layers(green);
wire(10, topline.x+30+4, topy+10+145-106+10-23+5),
y(topy+10+145-106+10+23-5);
x:=topline.x+30+4+i;
FOR i:=1 STEP 1 UNTIL 2 DO
BEGIN
  gb(x, topy+10+145-106+10-23+5+2);
  gb(x, topy+10+145-106+10+23-5-2);
END;
end_def;

define("GregandRickys_chip");
!--------------------------------------------------------------------------------;
drawrot(\"caltech\", edgeompnt.x-25, 0-rom.plaheight+180, 0, 1);
draw(\"woople\", 0, 0);
draw(\"rom\", 0, 0);
draw(\"lumpy\", 0, 0);
draw(\"zoom\", 0, 0);
draw(\"subregister\", 0, 0);
draw(\"topbuz\", 0, 0);
draw(\"dave\", 0, 0);
draw(\"elbottompads\", 0, 0);
draw(\"eltoppads\", 0, 0);
draw(\"greg\", 0, 0);
draw(\"leftbuz\", 0, 0);
end_def;

draw("gregandrickys__chip", 0, 0);
outtext(\"the supposed bounding box -xl=");
outint(leftptn.x, 5); outtext(\",highy=");
outint(leftptn.y, 5); outtext(\",xr=");
outint(rightptn.x, 5); outtext(\",lowy=");
outint(rightptn.y, 5); outimage;

END of def281 block;

END of program;
BRISTLE BLOCKS DESCRIPTION
"PASCAL TCL:  Pascal machine datapath:

First we will hack together the two port cells, since the fancy port routines have not yet been written. We need an I0 left and an output right producer. We also need an alu with only 1 output register:

DEFINE IO_LEFT(M:MEMORY_USPEC A,B:ICODE_EQUATION N:SC):
  INCLUDE(/A;B;N;)
  AT_LEAST(Y1,40);
  AT_FAST(Y2,9);
  AT_LEAST(Y3,14);
  AT_LEAST(Y4,14);
  AT_LEAST(Y6,16);
  ADD(DATAPATH_POWER,8);
  NEXT_GUY;
  INSERT('%PORT_IO_RIGHT_COL\CHECKFILE\MIR MIRY\AT 70\XY 0
  \WITH_USPECS (A\NAMED N$$', LOAD_REG';
   B\NAMED N$$, DRIVE ENABLE';
   SAME\NAMED N$$, TO PAD';UNUSED;UNUSED));
  MOVE_ORIGIN(70);\n;
  FLIPPED_REGISTER(M\ADD_LINKS (3;6;12;14),N);
  STRETCHER;
ENDDEFN

DEFINE OUT_RIGHT(M:MEMORY_USPEC N:SC):
  STRETCHER;
  REGISTER(M\ADD_LINKS (4),N);
  INCLUDE(/)
  AT_LEAST(Y1,26);
  AT_LEAST(Y2,26);
  AT_LEAST(Y3,14);
  AT_LEAST(Y4,14);
  AT_LEAST(Y6,16);
  ADD(DATAPATH_POWER,5);
  NEXT_GUY;
  INSERT('%PORT_OUT_RIGHT_COL\CHECKFILE\WITH_USPECS (SAME\NAMED
  MOVE_ORIGIN(20);\n);
ENDDEFN

DEFINE ALU(M1,M2,M3:MEMORY_USPEC A:ICODE_EQAUTIONS 9:SC):
  STRETCHER;
  REGISTER(M1\ADD_LINKS (7;8;11;12),S$$\_IN_A');
  REGISTER(M2\ADD_LINKS (3;4;9;10;11;12;13;14),S$$\_IN_B');
  INCLUDE(/A;)
  AT_LEAST(Y1,50);
  AT_LEAST(Y2,50);
  AT_LEAST(Y3,10);
  AT_LEAST(Y4,10);
  AT_LEAST(Y6,26);
  AT_LEAST(Y5,24);
  ADD(DATAPATH_POWER,10);
  NEXT_GUY;
  INSERT('%ALU\CHECKFILE\WITH_USPECS A);
  MOVE_ORIGIN(391);\n);
  REGISTER(M3\ADD_LINKS (2),S$$\_OUT');
  STRETCHER;
ENDDEFN

" AND NOW, FOR THE CHIP:
B2

^ ^ ^ ^
I I I I I
v v v i

+----- +----- +----- +----- +-----
I I I I I I I I I I I
<--I PORT I I REGS I I ALU I I IR I---> TO SEQUENCER
I I I I I I I I I
+----- +----- +----- +----- +-----
I I I I ^ I
I I I I
v v I v

B1

MICROCODE:

+----- +----- +----- +----- +----- +----- +----- +-----
I I I I I I I I I I I

B1ADR B2ADR ALU internal (for alu decode)

WRSRC

B2RW

CLOCK PHASE WE SAMPLE ON
I
v

2 B1ADR: Source register for bi (always loads into alu)
0: IR
1-6: Reg
7: Port

2 B2ADR: Source or destination register for B2
0: IR
1-6: Reg
7: Port

2 B2RW: Direction of b2
0: Reading from register
1: Writing to register
(note: it always writes into the alu also)

2 WRSRC: Source for b2
0: alu goes unto bus (if also B2RW is high)
1: Port goes unto bus (even if B2RW is LW, so watch it!)

1 ALU: ALU operation:
0: illegal operation
1: A+1
2: A-B
3: A-B
4: A+B
5: A+B
6: A-1
7: A-1
8: A or B
9: A
A: A and B
B: A and B
C: A and -B
D: A and -B
E: 0
F: -A (not A)

We also provide the zero, MSB, and LSB flags

SET(WIDTH,0);

CONTROL_WIDTH(20);

VAR B1ADR, B2ADR, B2RW, WRSRC, ALU, INTERNAL = FIELD;

B1ADR := 3\BITS \STARTING\_WITH\_BIT 1;
B2ADR := 3\BITS \STARTING\_WITH\_BIT 4;
B2RW := INSTRUCTION\_BIT 7;
WRSRC := INSTRUCTION\_BIT 8;
ALU := 4\BITS \STARTING\_WITH\_BIT 9;
INTERNAL := 8\BITS \STARTING\_WITH\_BIT 13;

"Let's name the bits so Dick can find them easily:"
NAME(BIT(1), 'B1ADR 1');
NAME(BIT(2), 'B1ADR 2');
NAME(BIT(3), 'B1ADR 3');
NAME(BIT(4), 'B2ADR 1');
NAME(BIT(5), 'B2ADR 2');
NAME(BIT(6), 'B2ADR 3');
NAME(BIT(7), 'B2RW');
NAME(BIT(8), 'WRSRC');
NAME(BIT(9), 'ALU 1');
NAME(BIT(10), 'ALU 2');
NAME(BIT(11), 'ALU 3');
NAME(BIT(12), 'ALU 4');

"Define the INTERNAL functions: (unfortunately, we don't have a nice way to
do that yet..."
DEFINE DEFINE(B:INT FS:FIELD_SPECS):
BEGIN VAR BIT=UCODE\_BIT;
BIT:=BIT(B);
\$\{BIT\}.EQUATION:=FS;
END
ENDDEFN

DEFINE(13, B2ADR\_IS 7);
DEFINE(14, ALUIS 'X0X0');
DEFINE(15, ALUIS 'XXX\_AND\_BIT(14)\_IS\_0');
DEFINE(17, ALUIS 'X000');
DEFINE(18, ALUIS 'X11');
DEFINE(19, ALUIS '10XX');
"BITS 16 AND 20 ARE DEFINED WITH THE ALU"

"Well, let's get on with it..."
IO_LEFT((READ_FROM_UPPER WHEN(B2ADR\IS 7\AND B2RW\IS 1\BUFFERED_BY P1MUX); WRITE_TO_UPPER WHEN(BIT(13)\IS 0\AND WRSRC\IS 0\BUFFERED_BY P1MUX); REFRESH WHEN(PHI_2); WRITE_TO_LOWER WHEN(B1ADR\IS 7\BUFFERED_BY P1MUX)); CONTROL\TO_PAD IN\BUFFERED_BY P1MUX, CONTROL\TO_PAD IN\BUFFERED_BY P1MUX, 'PORT');

MEMORY(6,(READ_FROM_UPPER WHEN(B2ADR\DECODING STARTING WITH 1\AND B2RW\IS 1\BUFFERED BY P1MUX); WRITE TO UPPER WHEN(B2ADR\DECODING STARTING WITH 1\AND B2RW\IS 0\BUFFERED BY P1MUX); REFRESH WHEN(PHI_2); WRITE TO LOWER WHEN(B1ADR\DECODING STARTING WITH 1\BUFFERED BY P1MUX)); 'REGISTERS');

ALU((READ_FROM_UPPER WHEN(PHI_1)), (READ_FROM_LOWER WHEN(PHI_1)), (WRITE TO UPPER WHEN(B2RW\IS 1\AND WRSRC\IS 0\BUFFERED BY P1MUX)), ('FUNCTIONS:"
ALU\IS 'X0XX'\BUFFERED_BY P2MUX\NAMED 'PTT';
ALU\IS 'XX0X'\BUFFERED_BY P2MUX\NAMED 'PTF';
BIT(16)\IS 0\BUFFERED_BY P2MUX\NAMED 'PFT';
BIT(15)\IS 0\AND ALU\IS 'XX1X'\WHICH ALSO DEFINES BIT(20)\BUFFERED_BY P2M
ALU\IS '10XX'\BUFFERED_BY P2MUX\NAMED 'KTT';
ALU\IS '1X0X'\BUFFERED_BY P2MUX\NAMED 'KTF';
INTERNAL IS 'XXXX0000X'\WHICH ALSO DEFINES BIT(16)\BUFFERED_BY P2MUX\NAMED
BIT(20)\IS 0\BUFFERED_BY P2MUX\NAMED 'KFF';
PHI_1\NAMED 'PRE';
"COUT" UNDEFINED;
"CN-1" UNDEFINED;
GND\NAMED 'RFF';
VDD\NAMED 'RFT';
VDD\NAMED 'RTF';
GND\NAMED 'RFT';
ALU\IS '00XX'\BUFFERED_BY P2MUX\NAMED 'CIN';
PAD\TO_PAD OUT\BUFFERED_BY BUFOUT\NAMED 'MSB';
PAD\TO_PAD OUT\BUFFERED_BY BUFOUT\NAMED 'ZERO';
"WB" UNDEFINED;
PHI_2\NAMED 'WA'),
'ALU');

PRECHARGE_BOTH(PHI_2);

SPACER;

OUT_RIGHT((READ_FROM_UPPER WHEN(B2ADR\IS 0\AND B2RW\IS 1\BUFFERED_BY P1MUX); WRITE_TO_UPPER WHEN(B2ADR\IS 0\AND B2RW\IS 0\BUFFERED_BY P1MUX); REFRESH WHEN(PHI_2); WRITE_TO_LOWER WHEN(B1ADR\IS 0\BUFFERED_BY P1MUX)), 'I.R.');

CHIP('PASCAL');

BUILD_DATAPATH;

ADD_BUFFERS;

ADD_PLSR(PAD\TO_PAD IN\NAMED 'PLSR IN', PAD\TO_PAD OUT\NAMED 'PLSR OUT');

"WE DON'T HAVE THE DECODER YET, BUT WE WILL SAY ADD_INSTRUCTION_DECORDER;"
ASSEMBLE_CHIP;

RENAME('PASCAL:_CHIP'\FILE);

"PRINT SOME STATISTICS FOR DICK IN THE FILE PASCAL.ICG:"
VAR C=CONNECT;SP=STRETCH_POINT;
/*OUT_LOG PASCAL;*/
WRITE(+1 FOR C $E CHIP,PAD_CONNECTS;);
WRITE(' PAD CONNECTION POINTS:');
CRLF;
DO WRITE(C.FROM.X\INT);
TAB;
WRITE(C.FROM.Y\INT);
TAB;
WRITE(C.NAME);
WRITE(' *');
WRITE(C.INDEX);
CRLF; FOR C $E CHIP,PAD_CONNECTS;
CRLF;
WRITE(+1 FOR C $E CHIP,DECODER_CONNECTS;);
WRITE(' DECODER CONNECTION POINTS:');
CRLF;
DO WRITE(C.FROM.X\INT);
TAB;
WRITE(C.FROM.Y\INT);
TAB;
WRITE(C.NAME);
WRITE(' *');
WRITE(C.INDEX);
CRLF; FOR C $E CHIP,DECODER_CONNECTS;
CRLF;
WRITE(+1 FOR SP $E STRETCH_POINTS;);
WRITE(' STRETCH_POINTS:');
CRLF;
DO WRITE(SP\INT);
TAB;
TYPE(SP);
CRLF; FOR SP $E STRETCH_POINTS;
/*CLOSE PASCAL.ICG;*/
Appendix D

Micro Code Input
```c
field zspare = 1 ! to make the outputs even!!!!

field nasrc = 3,4
   constant jmpindr nasrc=1
   constant ret nasrc=2

field cc = 5,16
   constant cclsb cc=8
   constant ccmsb cc=2
   constant cczero cc=4
   constant ccrdy cc=1

field hl = 1,1
   constant call hl=v
   constant subr hl=0

field aluop = 6,0
   constant inc aluop=44
   constant dec aluop=3
   constant add aluop=6
   constant sub aluop=41
   constant and aluop=24
   constant or aluop=30
   constant not aluop=19
   constant pass aluop=26
   constant zero aluop=16
   constant ones aluop=31

field bisrc = 3,0
   constant birdn bisrc=0
   constant birdb bisrc=1
   constant birdbase bisrc=2
   constant birdtop bisrc=3
   constant birdpb bisrc=4
   constant birdir bsrc=5
   constant birdtmp bsrc=6
   constant b2wrport bsrc=7

field b2src = 4,0
   constant b2rda b2src=0
   constant b2rd b2src=1
   constant b2rdbase b2src=2
   constant b2rftop b2src=3
   constant b2rdpc b2src=4
   constant b2rdi b2src=5
   constant b2rdtmp b2src=6
   constant b2wra b2src=8
   constant b2wrb b2src=9
   constant b2wrbase b2src=10
   constant b2wrtop b2src=11
   constant b2wp b2src=12
   constant b2wir b2src=13
   constant b2wrtmp b2src=14

field wsrc = 1,0
   constant b2rdalu wsrc=0
   constant b2rdport wsrc=1

field buscnt1 = 3,0
```
constant memrdata buscntl=5
constant memrdata buscntl=6

output h1,nextaddress,nasrc,cc,bisrc,b2src,wrsrca,alup,buscntl
output zspare

code reserve is begin

0 : reset : 
  : : b2rdalu,b2wrpc,zero ! PC <- 0
  : : b2rdalu,b2wrbase,zero ! base <- 0
  : : ifetch : b2rdalu,b2wrtop ! top <- 0

1 : add : 
  : : svrslt : birda,b2rdb,add

2 : sub : 
  : : svrslt : birda,b2rdb,sub

3 : and : 
  : : svrslt : birda,b2rdb,and

4 : or : 
  : : svrslt : birda,b2rdb,or

5 : not : 
  : : ifetch : b2rda,not

6 : add : 
  : : b2rdpc,b2wrport,inc,memrdata ! port <- @PC
  : : entrl : b2rdalu,b2wrpc,call
  : : ifetch : b2rdport,b2wra ! a <- port

7 : load : 
  : : b2rdpc,b2wrport,inc,memrdata ! IR <- @PC
  : : entrl : b2rdalu,b2wrpc,call
  : : : : b2rdalu,b2wrbase,pass ! tmp <- base
  : : : : chain : b2rdalu,b2wrmp.call
  : : : : : : b2rdalu,b2wrport,memrdata ! alu <- ea

7 : h : 
  : : h : ccryd ! a <- memenal
  : : ifetch : b2rdport,b2wra ! a <- memenal

8 : store : 
  : : b2rdpc,b2wrport,inc,memrdata ! IR <- @PC
  : : entrl : b2rdalu,b2wrpc,call
  : : : : b2rdalu,b2wrbase,pass ! tmp <- base
  : : : : chain : b2rdalu,b2wrmp.call
  : : : : : : b2rdalu,b2wrport,memrdata ! alu <- ea

8 : l : 
  : : l : ccryd ! a <- memenal
  : : ifetch : 

9 : call : 
  : : b2rdpc,b2wrport,inc,memrdata ! IR <- @PC
  : : entrl : b2rdalu,b2wrpc,call
  : : : : b2rdalu,b2wrbase,pass ! b <- base
  : : : : : : b2rdalu,b2wrw,pass ! a <- PC

1 : return : 
  : : b2rdbase,dec ! top <- base-1
  : : b2rdalu,b2wtp,pass ! base <- b
  : : ifetch : b2rdalu,b2wrpc ! PC <- a
eq:  
: birda, b2rdb, sub 
: zero, cczero

: ifetch: b2rdalu, b2wrb 
: b <- 0

: jct: b2rdpc, b2wrport, inc, memrcode
: entrl: b2rdalu, b2wrpc, call
: bdir, pass, cc1lsb 
: ! b <- 1

: ifetch: b2rdalu, b2wrpc
: ! lsb set by 'entrl'

: ifetch: b2rdalu, b2wrpc
: pc <- ir

: push: b2rdtop, inc 
: b2rdalu, b2wrtop, b2wrport, memrdata
: b2rdb, b2wrport
: ! top <- top+1

: x: x 
: ccrdy
: b <- a

: svrslt: birda, pass 
: ! mem[top] <- b

: svrslt: birda, pass 
: ! a <- b

: entrl: b2rdalu, b2wrtop, call
: ! top <- top-1

: ifetch: b2rdport, b2wrb

: fatpc: b2rdpc, b2wrport, inc, memrcode, call! ir <- @pc
: jmpindr

This subroutine fetches the byte pointed to by the PC into the IR and then
! increments the PC.

: fatpc: b2rdalu, b2wrpc, subr
: ! pc <- pc+1

: entrl: ccrdy, subr
: ! wait for RDY

This subroutine follows the pointer chain pointed to by TMP for the number
! of levels in IR, then fetches the OFFSET incrementing PC, and returns the
! effective address in ALU.

: chain: b2rdir, dec, sub
: ! ir <- ir-1

: chain: b2rdalu, b2wrir, ccmsb, subr
: subr

: chain: b2rdport, b2wrtmp, subr

: chain: b2rdtmp, b2wrport, memrdata, subr

: done: b2rdpc, b2wrport, inc, memrcode, subr! port <- (OFFSET)

: b2rdalu, b2wrpc, subr

: ccrdy, subr

: birdtmp, b2rdport, add, ret, b2wrir, subr! alu <- OFF+tmp

end
--- FIELDS ---

<table>
<thead>
<tr>
<th>Field</th>
<th>ALUOP</th>
<th>B1SRC</th>
<th>B2SRC</th>
<th>BUSCNTL</th>
<th>CC</th>
<th>HL</th>
<th>NASRC</th>
<th>WRSRC</th>
<th>ZSPARE</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALUOP</td>
<td>6</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B1SRC</td>
<td>3</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B2SRC</td>
<td>4</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BUSCNTL</td>
<td>3</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CC</td>
<td>5</td>
<td>16</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HL</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>NASRC</td>
<td>3</td>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>WRSRC</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ZSPARE</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

--- CONSTANTS ---

<table>
<thead>
<tr>
<th>Field</th>
<th>ALUOP</th>
<th>B1SRC</th>
<th>B2SRC</th>
<th>BUSCNTL</th>
<th>CC</th>
<th>ZERO</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALUOP</td>
<td>6</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td>16</td>
</tr>
<tr>
<td>B1SRC</td>
<td>3</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B2SRC</td>
<td>4</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BUSCNTL</td>
<td>3</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CC</td>
<td>5</td>
<td>16</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ZERO</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>adr</td>
<td>label</td>
<td>Glabel</td>
<td>ALUOP</td>
<td>B1SRC</td>
<td>B2SRC</td>
<td>BUSCNTL</td>
</tr>
<tr>
<td>-----</td>
<td>-------</td>
<td>--------</td>
<td>-------</td>
<td>-------</td>
<td>-------</td>
<td>---------</td>
</tr>
<tr>
<td>0</td>
<td>16:</td>
<td>RESET</td>
<td>16</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>40:</td>
<td>ADD</td>
<td>6</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>40:</td>
<td>SUB</td>
<td>41</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>40:</td>
<td>AND</td>
<td>24</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>40:</td>
<td>OR</td>
<td>30</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>19:</td>
<td>NOT</td>
<td>19</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td>20:</td>
<td>LIT</td>
<td>44</td>
<td>7</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>7</td>
<td>22:</td>
<td>LOD</td>
<td>44</td>
<td>7</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>8</td>
<td>30:</td>
<td>STO</td>
<td>44</td>
<td>7</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>9</td>
<td>38:</td>
<td>CALL</td>
<td>44</td>
<td>7</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>10</td>
<td>44:</td>
<td>RET</td>
<td>3</td>
<td>0</td>
<td>2</td>
<td>0</td>
</tr>
<tr>
<td>11</td>
<td>47:</td>
<td>EQ</td>
<td>41</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>12</td>
<td>50:</td>
<td>JCT</td>
<td>44</td>
<td>7</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>13</td>
<td>54:</td>
<td>PUSH</td>
<td>44</td>
<td>0</td>
<td>3</td>
<td>0</td>
</tr>
<tr>
<td>14</td>
<td>58:</td>
<td>POP</td>
<td>26</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>16</td>
<td>17:</td>
<td></td>
<td>16</td>
<td>0</td>
<td>12</td>
<td>0</td>
</tr>
<tr>
<td>17</td>
<td>18:</td>
<td></td>
<td>16</td>
<td>0</td>
<td>10</td>
<td>0</td>
</tr>
<tr>
<td>18</td>
<td>62:</td>
<td>IFETCH</td>
<td>0</td>
<td>0</td>
<td>11</td>
<td>0</td>
</tr>
<tr>
<td>19</td>
<td>62:</td>
<td>IFETCH</td>
<td>0</td>
<td>0</td>
<td>8</td>
<td>0</td>
</tr>
<tr>
<td>20</td>
<td>66:</td>
<td>ENTRL</td>
<td>0</td>
<td>0</td>
<td>12</td>
<td>0</td>
</tr>
<tr>
<td>21</td>
<td>62:</td>
<td>IFETCH</td>
<td>0</td>
<td>0</td>
<td>8</td>
<td>0</td>
</tr>
<tr>
<td>22</td>
<td>66:</td>
<td>ENTRL</td>
<td>0</td>
<td>0</td>
<td>12</td>
<td>0</td>
</tr>
<tr>
<td>23</td>
<td>24:</td>
<td></td>
<td>26</td>
<td>2</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>24</td>
<td>68:</td>
<td>CHAIN</td>
<td>0</td>
<td>0</td>
<td>14</td>
<td>0</td>
</tr>
<tr>
<td>25</td>
<td>26:</td>
<td></td>
<td>0</td>
<td>0</td>
<td>7</td>
<td>0</td>
</tr>
</tbody>
</table>
26: 28: H     H  0  0  0  0  16 1 4
28: 28: IFETCH 0  0  8  0  16 1 4
30: 66: ENTRL 0  0  12 0  16 0 4
31: 32: 26  2  0  0  16 1 4
32: 68: CHAIN 0  0  14 0  16 0 4
33: 34: 0  7  0  6  16 1 4
34: 36: 0  7  0  0  16 1 4
36: 36: L     L  0  0  0  0  1 1 4
37: 62: IFETCH 0  0  0  0  16 1 4
38: 66: ENTRL 0  0  12 0  16 0 4
39: 40: 26  2  0  0  16 1 4
40: 41: 26  4  9  0  16 1 4
41: 42: 26  3  8  0  16 1 4
42: 43: 26  5  10 0  16 1 4
43: 62: IFETCH 0  0  12 0  16 1 4
44: 45: 26  1  11 0  16 1 4
45: 46: 26  0  10 0  16 1 4
46: 62: IFETCH 0  0  12 0  16 1 4
47: 48: 16  0  0  0  0  4 1 4
48: 62: SVRSLT IFETCH 0  0  0  0  16 1 4
49: 48: ZRO   SVRSLT 31  0  0  0  16 1 4
50: 66: ENTRL 0  0  12 0  16 0 4
51: 52: 26  5  0  0  8 1 4
52: 62: NJ    IFETCH 0  0  0  0  16 1 4
53: 62: J     IFETCH 0  0  12 0  16 1 4
54: 55: 0  7  11 6  16 1 4
55: 56: 0  7  1  0  16 1 4
56: 56: X     X  0  0  0  0  1 1 4
57: 48: SVRSLT 26  0  0  0  16 1 4
58: 59: 0  0  0  0  16 1 4
59: 60: 3  7  3  5  16 1 4
60: 66: ENTRL 0  0  11 0  16 0 4
61: 62: IFETCH 0  0  9 0  16 1 4
62: 64: IFETCH FATPC 44  7  4  4  16 0 4
63: 64: 0  0  0  0  16 1 1
64: 66: FATPC 0  0  12 0  16 0 4
66: 66: ENTRL ENTRL 0  0  0  0  1 0 4
67: 68: 26  0  13 0  16 0 2
68: 69: CHAIN 41  0  5 0  16 1 4
69: 74: NDONE 0  0  13 0  2 0 4
70: 72: BACK 0  0  0  0  16 0 4
72: 72: WT    WT 0  0  0  0  1 0 4
73: 68: CHAIN 0  0  14 0  16 0 4
74: 70: NDONE BACK 0  7  6 5  16 0 4
75: 76: DONE 44  7  4  4  16 0 4
76: 78: 0  0  12 0  16 0 4
78: 78: W     W 0  0  0  0  1 0 4
79: 80: 6  6  13 0  16 0 2
EXTERNAL CLASS jeddef,fork,i020, tty,td850,commandline;
EXTERNAL INTEGER PROCEDURE imin,imax,checkint;
EXTERNAL TEXT PROCEDURE maketext,concr,scanto;
EXTERNAL TEXT PROCEDURE front,rest;
EXTERNAL PROCEDURE enterdebug,depchar;
EXTERNAL BOOLEAN PROCEDURE jsys,skipin,menu,lookup,frontcompare;
EXTERNAL INTEGER PROCEDURE xud,right,left,land,lor,lnot,addr,aaddr,lshift;
EXTERNAL TEXT PROCEDURE getitem,conc2,fronstrip,upcase;
EXTERNAL TEXT PROCEDURE today,daytime;
EXTERNAL CHARACTER PROCEDURE fetchchar;

BEGIN

TEXT buf;
TEXT Token;
REF(i020) inf;
REF(i020) pntf;
REF(i020) outf;
REF(commandline) cmdline;
TEXT ARRAY names[i:200];
REF(stuff) ARRAY stuffs[i:200];
REF(stuff) ARRAY outputs[i:200];
REF(field) ARRAY fields[i:200];
INTEGER lastoutputs;
INTEGER laststuff;
INTEGER lastfield;
INTEGER codebase;

CLASS stuff(nam); TEXT nam;
VIRTUAL PROCEDURE showmyself;
PROCEDURE print;
PROCEDURE output;
INTEGER PROCEDURE lgh;
INTEGER PROCEDURE fieldnum;
BOOLEAN PROCEDURE used;
BOOLEAN PROCEDURE setused;
BEGIN
  BOOLEAN meused;
  BOOLEAN PROCEDURE setused;
  BEGIN
    setused:=meused;
    meused:=TRUE;
  END of setused;
  BOOLEAN PROCEDURE used;
  used:=meused;
  INTEGER PROCEDURE num;
  BEGIN
    INTEGER i,j,k;
    IF lookup(nam,names,i,laststuff,i) THEN ELSE j:=j/0;
    num:=i;
  END of num;

  BOOLEAN PROCEDURE enter;
  BEGIN INTEGER i,j,k;
    nam:=copy(nam);nam:=upcase(nam);
    IF laststuff=0 THEN
      BEGIN
        laststuff:=laststuff+i;
        names[laststuff]:=-nam;
        stuffs[laststuff]:=-THIS stuff;
      END of laststuff;
  END of enter;

  BOOLEAN PROCEDURE enter;
  BEGIN INTEGER i,j,k;
    nam:=copy(nam);nam:=upcase(nam);
    IF laststuff=0 THEN
      BEGIN
        laststuff:=laststuff+i;
        names[laststuff]:=-nam;
        stuffs[laststuff]:=-THIS stuff;
      END of laststuff;
  END of enter;

  BOOLEAN PROCEDURE enter;
  BEGIN INTEGER i,j,k;
    nam:=copy(nam);nam:=upcase(nam);
    IF laststuff=0 THEN
      BEGIN
        laststuff:=laststuff+i;
        names[laststuff]:=-nam;
        stuffs[laststuff]:=-THIS stuff;
      END of laststuff;
  END of enter;

  BOOLEAN PROCEDURE enter;
  BEGIN INTEGER i,j,k;
    nam:=copy(nam);nam:=upcase(nam);
    IF laststuff=0 THEN
      BEGIN
        laststuff:=laststuff+i;
        names[laststuff]:=-nam;
        stuffs[laststuff]:=-THIS stuff;
      END of laststuff;
  END of enter;

  BOOLEAN PROCEDURE enter;
  BEGIN INTEGER i,j,k;
    nam:=copy(nam);nam:=upcase(nam);
    IF laststuff=0 THEN
      BEGIN
        laststuff:=laststuff+i;
        names[laststuff]:=-nam;
        stuffs[laststuff]:=-THIS stuff;
      END of laststuff;
  END of enter;

  BOOLEAN PROCEDURE enter;
  BEGIN INTEGER i,j,k;
    nam:=copy(nam);nam:=upcase(nam);
    IF laststuff=0 THEN
      BEGIN
        laststuff:=laststuff+i;
        names[laststuff]:=-nam;
        stuffs[laststuff]:=-THIS stuff;
      END of laststuff;
  END of enter;

  BOOLEAN PROCEDURE enter;
  BEGIN INTEGER i,j,k;
    nam:=copy(nam);nam:=upcase(nam);
    IF laststuff=0 THEN
      BEGIN
        laststuff:=laststuff+i;
        names[laststuff]:=-nam;
        stuffs[laststuff]:=-THIS stuff;
      END of laststuff;
  END of enter;
END ELSE
BEGIN
  IF lookup(nam,names,i,laststuff,i) THEN enter:=TRUE ELSE
  BEGIN
    i:=i-1;
    WHILE nam > names[i] AND i <= laststuff DO i:=i+1;
    IF i > laststuff THEN
      BEGIN
        laststuff:=laststuff+i;
        names[laststuff]:=nam;
        stuffs[laststuff]:=THIS stuff;
      END ELSE
      BEGIN
        j:=laststuff;
        WHILE j >= 1 DO
          BEGIN
            names[j+1]:=names[j];
            stuffs[j+1]:=stuffs[j];
            j:=j-1;
          END;
        names[i+1]:=nam;
        stuffs[i+1]:=THIS stuff;
        laststuff:=laststuff+i;
      END;
    END;
  END of enter;
END of stuff;

stuff CLASS nextaddress;
BEGIN
  INTEGER PROCEDURE lgh;
  BEGIN
    lgh:=7;
  END;
  enter;
END of nextaddress;

stuff CLASS field;
BEGIN
  INTEGER llgh;
  INTEGER defaultval;
  INTEGER PROCEDURE lgh;
  BEGIN
    lgh:=llgh;
  END of lgh;
  INTEGER PROCEDURE size;
  BEGIN REAL turkey;! this is for this screw ball machine;
    turkey:=lgh;
    turkey:=2**turkey-1;
    size:=turkey;
  END;
  INTEGER PROCEDURE fieldnum;
  BEGIN
    INTEGER i;
    i:=i; WHILE fields[i] /= THIS field DO i:=i+1;
    fieldnum:=i;
  END;
  PROCEDURE showmyself;
  BEGIN
outtext(nam); outtext(" = "); outint(lgh,3);
outtext(" "); outint(defaultVal,3);
outimage;
END of showmyself;

PROCEDURE print;
BEGIN INTEGER i;
INSPECT pntf DO
BEGIN
outtext(" ");
outtext(nam);
i:=20-nam.length;
WHILE i > 1 DO BEGIN i:=i-1; outchar(' ');
outint(lgh,3);
outtext(" "); outint(defaultVal,3);
outimage;
END;
END of outpnt;
END of class field;

stuff CLASS constant;
BEGIN
INTEGER val;
REF(field) fld;
PROCEDURE showmyself;
BEGIN
outtext(nam); outtext(" "); IF fld /= NONE THEN
outtext(fld.nam); outtext(" ");
outtext(" = "); outint(val,3);
outimage;
END of showmyself;
PROCEDURE print;
BEGIN INTEGER i;
INSPECT pntf DO
BEGIN
outtext(" ");
outtext(nam);
i:=20-nam.length;
WHILE i > 1 DO BEGIN i:=i-1; outchar(' ');
outint(val,3);
outimage;
END;
END of outpnt;
END of class constant;

head CLASS bigmac;
BEGIN
END of bigmac;

REF(bigmac) thecode;

TEXT PROCEDURE transbin(x,L); VALUE x,l; INTEGER x,l;
BEGIN
INTEGER i,j;
TEXT t;
t:=blanks(l);
FOR i:=1 STEP 1 UNTIL L DO
BEGIN
IF land(x,i) > 0 THEN
depchar(t,L-i+1,'1') ELSE depchar(t,L-i+1,'0');
x:=x//2;
END;
transbin:-t;
END of transbin;

link CLASS microinst;
BEGIN
INTEGER adr;
INTEGER nextadr;
TEXT lab,golab;
ARRAY fieldvals[i:lastfield];
PROCEDURE print;
BEGIN
INTEGER i,j,k;
INSPECT pntf DO
BEGIN
outint(adr,4);outchar(',',');outint(nextadr,4);outchar(',',');
IF lab NE NOTEXT THEN
BEGIN
IF lab.length > 7 THEN lab:=lab.sub(1,7);
outchar(' ',');
outtext(lab);i:=7-lab.length;
WHILE i > 1 DO BEGIN outchar(' ',');i:=i-1;END;
outchar(' ',');
END ELSE
FOR i:=1 STEP 1 UNTIL 8 DO
outchar(' ',');
IF golab NE NOTEXT THEN
BEGIN
IF golab.length > 7 THEN golab:=golab.sub(1,7);
outchar(' ',');
outtext(golab);i:=7-golab.length;
WHILE i > 1 DO BEGIN outchar(' ',');i:=i-1;END;
outchar(' ',');
END ELSE
FOR i:=1 STEP 1 UNTIL 8 DO
outchar(' ',');
FOR i:=1 STEP 1 UNTIL lastfield DO
BEGIN
outchar(' ',');
outint(fieldvals[i],3);
j:=fields[i].num.length;j:=imax(3,j);
j:=imin(8,j);
WHILE j > 1 DO BEGIN outchar(' ',');j:=j-1;END;
END;
outimage;
END;
END of print;
PROCEDURE output;
BEGIN
INTEGER i,j;
INSPECT outf DO
BEGIN
outtext(transbin(adr,7));
outtext(" ");
FOR i:=1 STEP 1 UNTIL lastoutputs DO
IF outputs[i] IS nextaddress THEN
BEGIN
outtext(transbin(nextadr,7));
END ELSE
outtext(transbin(fieldvals[outputs[i].fieldnum],
outputs[i].lgh());
  outimage;
END;
END of output;
PROCEDURE init;
BEGIN
  INTEGER i;
  FOR i:=1 STEP 1 UNTIL lastfield DO
    fieldvals[i]:=fields[i].defaultval;
END of init;
init;
END of microinst;

BOOLEAN PROCEDURE newline;
BEGIN
  IF NOT inf.endfile THEN
    BEGIN
      buf:=inf.image.strip;buf.setpos(i);
      inf.inimage;
    END ELSE newline:=TRUE;
END of newline;

TEXT PROCEDURE nexttoken;
BEGIN
  token:=getitem(buf);upcase(token);
  nexttoken:=token;
END of nexttoken;

BOOLEAN PROCEDURE getnum(n);NAME n;INTEGER n;
BEGIN
  INTEGER i;
  IF checkint(token) > 0 THEN
    BEGIN
      n:=token.getint;nexttoken;
    END ELSE
    getnum:=TRUE;
END of getnum;

PROCEDURE error(t);VALUE t;TEXT t;
BEGIN INTEGER i;
  outtext(buf);outimage;
  i:=buf.pos;WHILE i > 0 AND i(70 DO BEGIN i:=i-1;outchar(' ');END;
  outchar('"');
  outimage;outtext(t);outimage;
END of error;

PROCEDURE processdec;
BEGIN
  INTEGER i;
  REF(field) f;
  REF(constant) c;
  WHILE NOT newline AND nexttoken NE "CODE" DO
  BEGIN
    IF token = "FIELD" THEN
      BEGIN
        f:=NEW field(nexttoken);
        IF nexttoken NE "=" THEN
          BEGIN error(" = expected");
            GO TO nextstuff;
          END;
    END;
  END;
nexttoken;
IF getnum(i) THEN BEGIN error("number expected"); GO TO nextstuff; END;
  f.illgh:=i;
IF token="," THEN BEGIN
  nexttoken;
  IF getnum(i) THEN BEGIN error("number expected"); GO TO nextstuff; END;
  f.defaultval:=i;
END;
IF .enter THEN error("already declared");
END ELSE
IF token="CONSTANT" THEN
BEGIN
  c:=-NEW constant(nexttoken);
  nexttoken;
  IF lookup(token,names,i,laststuff,i) THEN BEGIN
    IF stuffs[i] IS field THEN
      c.fld:=stuffs[i] QUA field ELSE
      BEGIN
        error(" not a field");
        GO TO nextstuff;
      END,
    END
  ELSE
    BEGIN
      error(" undefined field");
      GO TO nextstuff;
    END;
  END;
  IF nexttoken NE ":=" THEN error("equal expected") ELSE
  nexttoken;
  IF getnum(i) THEN BEGIN error("a number was expected"); GO TO nextstuff; END;
  IF c.fld =/= NONE THEN
  BEGIN
    IF i > c.fld.size THEN
    BEGIN
      i:=c.fld.size;
      error(" the constant is greater than the field size");
    END;
    END;
  END;
  c.val:=i;
  IF c.enter THEN error("already declared");
END ELSE
IF token="OUTPUT" THEN
BEGIN
  nexttoken;
  morejunk: WHILE token="," DO nexttoken;
  IF lookup(token,names,i,laststuff,i) THEN BEGIN
    IF stuffs[i] IS field OR stuffs[i] IS nextaddress THEN
    BEGIN
      IF stuffs[i].setused THEN
        error("this field was used before!!!");
      lastoutputs:=lastoutputs+i;
      outputs[lastoutputs]:=-stuffs[i];
END
ELSE
  error("NOT A FIELD or nextaddress");
END
ELSE
  error("NOT A FIELD or nextaddress");
  IF nexttoken NE NOTEXT THEN GO TO morejunk;
END ELSE
  IF token = "!" THEN ELSE
  IF token = NOTEXT THEN ELSE ! special for big GGGGGGGGGG;
  IF token NE "CODE" THEN error(" undefined stuff");
nextstuff:
END;
FOR i:=1 STEP 1 UNTIL laststuff DO
BEGIN
  IF stuffs[i] IS field THEN
  BEGIN
    lastfield:=lastfield+1;
    fields[lastfield]:=-stuffs[i] QUA field;
  END;
END;
exit;
END of processdec;

PROCEDURE processcode;
BEGIN
  INTEGER ci,i,j,k,last;
  BOOLEAN b;
  REF(microinst) inst,si,sl;
  thecode:=NEW bigmac;
  IF token NE "CODE" THEN ERROR(" the keyword code expected") ELSE
nexttoken;
  IF token NE "RESERVE" THEN error(" the keyword reserve expected")
ELSE nexttoken;
  IF getnum(i) THEN error(" a number was expected") ELSE
codebase:=-last:=i+1;
  IF token NE "BEGIN" THEN
error(" the keyword begin expected") ELSE
nexttoken;
  WHILE NOT nextline AND nexttoken NE "END" DO
BEGIN
  IF token=NOTEXT or token="!" THEN
    WHILE NOT nextline AND (nexttoken = NOTEXT OR token="!") DO;
      if token="END" then go to exitthisstuff;
      sl:-inst;
      inst:=NEW microinst;
!
    determine current address for this op;
    IF checkint(token) > 0 THEN
BEGIN ! user defined;
      ci:=token.getint;nexttoken;
      b:=TRUE;
    END ELSE
      IF token="EVEN" THEN
BEGIN ! userforced to even;
        IF mod(last,2)=1 THEN
BEGIN
          last:=last+1;! set even;
          sl.nextadr:=last;
        END;
      ELSE
        begin
          last:=last-1;
        END;
      END ELSE
BEGIN ! any other case;
      begin
        last:=last+1;
      END;
    END;
ci:=last;
last:=last+1;
nexttoken;
END ELSE
BEGIN
! before we use last lets try to look for a hole;
k:=i:=0;
si:=thecode.first;
WHILE si /= NONE DO
BEGIN
j:=i;i:=si adr;si:=-si.suc;
IF j > codebase THEN
BEGIN
IF i-j>2 THEN ! must have a hole ;
BEGIN
si:=-NONE;
k:=j+i;
END;
END;
END;
IF k NE 0 THEN ci:=k ELSE
BEGIN
ci:=last;! we may need some adjustment here;
last:=last+1;
END;
END;
inst.addr:=ci;
IF token NE ";" THEN error(" a colon was expected") ELSE
nexttoken;

IF letter(fetchchar(token,i)) THEN
BEGIN ! must be a label;
si:=thecode.first;
WHILE IF si /= NONE THEN token NE si lab ELSE FALSE DO
si:=-si.suc;
IF si /= NONE THEN
BEGIN
error(" duplicate label !");
END ELSE
inst.lab:= copy(token);
nexttoken;
END;
IF token NE ";" THEN error(" a colon was expected") ELSE
nexttoken;

IF checkint(token) > 0 THEN
BEGIN ! must be a next address;
j:=token.getint;nexttoken;
inst.nextadr:=j;
END ELSE
IF letter(fetchchar(token,i)) THEN
BEGIN ! must be a label;
inst.golab:= copy(token);
nexttoken;
END ELSE
BEGIN
inst.nextadr:=j:=last;
END;
IF token NE ";" THEN error(" a colon was expected") ELSE
WHILE token NE NOTEXT AND token NE "!" DO
BEGIN
    IF menu(token,j,names,laststuff) THEN
    BEGIN
        IF stuffs[j] IS constant THEN
        BEGIN
            inst.fieldvals[stuffs[j] QUA constant.fld.fieldnum]:=stuffs[j] QUA constant.val;
        END ELSE error(" not imp");
        nexttoken;
    END ELSE IF token="," THEN nexttoken ELSE BEGIN
        error(" a constant exp");
        nexttoken;
    END;
END;

! now the code to add this inst;
IF thecode.empty THEN inst.into(thecode) ELSE
si:=thecode.first;
WHILE si =/= NONE DO
BEGIN
    IF si.adr=ci THEN
    BEGIN
        error(" same code address");
        si:=NONE;
    END
ELSE IF si.adr > ci THEN
BEGIN
    inst.precede(si);si:=NONE;
    END ELSE
IF si.suc =/= NONE THEN si:=si.suc ELSE
BEGIN
    inst.follow(si);si:=NONE;
    END;
END;
END;

exitthisstuff:

si:=thecode.first;
WHILE si =/= NONE DO
BEGIN
    IF si.golab =/= NOTEXT THEN
    BEGIN
        si:=thecode.first;
        WHILE IF si=/= NONE THEN si.lab NE si.golab ELSE FALSE DO
        si:=si.suc;
        IF si== NONE THEN
        BEGIN
            outtext(" label not found : ");outtext(si.golab);
            outimage;
        END ELSE
        ELSE
        END;
    END;
END;
si.nextadr:=si.adr;
END;
si:=si.suc;
END;
END of codeprocess;

PROCEDURE showmyself;
BEGIN
  INTEGER i;
  outtext("showmyself laststuff=");outint(laststuff,3);outimage;
  FOR i:=1 STEP 1 UNTIL laststuff DO
    stuffs[i].showmyself;
END of showmyself;

PROCEDURE print;
BEGIN
  INTEGER i,j,k;
  REF(field) f;
  REF(microinst) si;
  BOOLEAN b;
  INSPECT pntf nn
  BEGIN
    outtext(" --- F I E L D S ---");outimage;
    outtext(" ");outimage;
    FOR i:=1 STEP 1 UNTIL laststuff DO
      IF stuffs[i] IS field THEN stuffs[i].print;
      outtext(" ");outimage;
      outtext(" ");outimage;
      outtext(" --- C O N S T A N T S ---");outimage;
    FOR i:=1 STEP 1 UNTIL laststuff DO
      IF stuffs[i] IS field THEN
        f:=stuffs[i] QUA field;
        b:=FALSE;
        FOR j:=1 STEP 1 UNTIL laststuff DO
          IF stuffs[j] IS constant THEN
            IF NOT b THEN
              BEGIN
                outtext(" ");outimage;
                f.print;
                b:=TRUE;
              END;
            stuffs[j].print;
          END;
        END;
        outtext(" ");outimage;
        outtext(" ");outimage;
        outtext(" --- O U T P U T F O R M A T ");
        outtext(" ");outimage;
        si:=tcode.first;
        i:=0;
        WHILE si /= NONE DO
          BEGIN
            i:=i+1;
            si:=si.suc;
          END;
  END;
END;
outtext("MINTERMS=",ouint(i,3)); outtext(" INPUTS=",ouint(7,3)); outtext(" OUTPUTS=",j:=0; FOR i:=i STEP 1 UNTIL lastoutputs DO j:=j+outputs[i].lgh; outint(j,3); outtext(" "); outimage; outtext("input: ADDR"); outimage; FOR i := i STEP 1 UNTIL lastoutputs DO BEGIN outtext(" "); outtext(outputs[i].nam); outimage; END; outtext(" "); outimage; outtext(" "); outimage; outtext(" --- C O D E ------ base = "); outint(codebase,3); outimage; outtext(" "); outimage; outtext(" adr "); outtext(" nad "); outtext(" Label "); outtext(" Glavel "); FOR i:=i STEP 1 UNTIL lastfield DO BEGIN outchar(\',\'); outchar(\',\'); j:=fields[i].nam.length; IF j > 0 THEN outtext(fields[i].nam,sub(i,8)) ELSE outtext(fields[i].nam); WHILE j < 3 DO BEGIN j:=j+1; outchar(\',\'); END; outchar(\',\'); END; outimage; si:=thecode.first; WHILE si /= NONE DO BEGIN si.print; si:=si.suc; END; END of print;

PROCEDURE output;
BEGIN REF(microinst) si;
   si:=thecode.first;
   WHILE si /= NONE DO BEGIN
      si.output;
      si:=si.suc;
   END;
END of output;

! This is the begining of the routine:
sysout.image:=blanks(80);cmdline:=-NEW commandline;
buf:=-blanks(80);
outtext("Hi There Today is: ");outtext(today);outtext(" ,Time: ");
outtext(daytime);
outimage;
NEW nextaddress(copy("NEXTADDRESS"));

IF cmdline.nargs > 1 THEN
BEGIN  ! a real cheap way to tell if we have a command line:
    TEXT filename,fs,fo,fp;
    filename:-copy(cmdline.args[2]).strip;
    filename:-conc2(filename,".");
    fs:-conc2(filename,"sym");
    fp:-conc2(filename,"pnt");
    fo:-conc2(filename,"cod");
    inf:-NEW io20(fs);
    IF inf.newfile THEN
BEGIN
    inf.release;
    outtext(" No file name ");
    outimage;
    GO TO bigexit;
END
ELSE
BEGIN
BEGIN
    inf.open(blanks(80));
    inf.inimage;
    pntf:-NEW io20(fp);
    pntf.write.open(blanks(120));
    outf:-NEW io20(fo);
    outf.write.open(blanks(80));
END;
END ELSE
BEGIN
    outtext(" No file name was presented");
    outimage;
    GO TO bigexit;
END;
processdec;
!showmyself;
processcode;
print;
output;
pntf.close;pntf.release;
outf.close;outf.release;
bigexit:
    outtext("good bye");outimage;
END;
END;
DATA PATH DECODED INPUT
APPENDIX

BUS CONTROLLER INPUT
INPUTS:
L ← R
RDY, CYST, BRW, BCD, RES, C/D, R/W, S1, S0

OUTPUTS:
L ← R
S0, S1, R/W, C/D, AS, DS, EN, LD