CaltechAUTHORS
  A Caltech Library Service

A 16-Bit LSI Digital Multiplier

Masumoto, Rodney Tak (1978) A 16-Bit LSI Digital Multiplier. Computer Science Technical Reports, tr-4204. California Institute of Technology , Pasadena, CA. (Unpublished) http://resolver.caltech.edu/CaltechCSTR:1978.4204-tr-78

[img]
Preview
PDF - Submitted Version
See Usage Policy.

2507Kb
[img]
Preview
Postscript - Submitted Version
See Usage Policy.

2730Kb

Use this Persistent URL to link to this item: http://resolver.caltech.edu/CaltechCSTR:1978.4204-tr-78

Abstract

Multiplication in digital machines is often done sequentially by the processor's arithmetic logic unit. However, this method is very time consuming due to the many sequential shifts and additions required. Implementing this multiplication directly with hardware increases speed, but at added cost. By implementing an interesting multiplication algorithm on an LSI chip, it is possible to achieve high performance with little added cost. This paper describes a single chip LSI implementation of such a hardware multiplier. This multiplier/accumulator chip performs a fast multiplication of two 16 bit 2's complement words. It was designed and implemented in silicon gate NMOS with depletion loads. By using a multiple bit examination algorithm, the circuitry requirements were significantly less than that of a standard hardware multiplier. Also, by employing carry-saveadders and carry lookahead logic, multiplication delay times are competitive with bipolar implementations, but require one-fifth the power. An on-chip accumulator allows successive products to be summed without tying up the external data bus. Special completion sensing logic allows the chip to be used in asynchronous timing applications. The 16 bit by 16 bit multiplier chip measures 180 by 180 mils. All circuits are modular, and chips of arbitrary word size can be generated by changing only two parameter values during the computer aided mask layout generation process.


Item Type:Report or Paper (Technical Report)
Additional Information:© 1978 California Institute of Technology.
Group:Computer Science Technical Reports
DOI:10.7907/Z9862DDV
Record Number:CaltechCSTR:1978.4204-tr-78
Persistent URL:http://resolver.caltech.edu/CaltechCSTR:1978.4204-tr-78
Usage Policy:You are granted permission for individual, educational, research and non-commercial reproduction, distribution, display and performance of this work in any format.
ID Code:27042
Collection:CaltechCSTR
Deposited By: Imported from CaltechCSTR
Deposited On:27 Nov 2002
Last Modified:22 Aug 2016 19:48

Repository Staff Only: item control page