Rem, Martin and Mead, Carver (1981) A notation for designing restoring logic circuitry in CMOS. Callifornia Institute of Technology , Pasadena, CA. http://resolver.caltech.edu/CaltechCSTR:1981.4600-tr-81
See Usage Policy.
Use this Persistent URL to link to this item: http://resolver.caltech.edu/CaltechCSTR:1981.4600-tr-81
We introduce a programming notation in which every syntactically correct program specifies a restoring logic component, i.e., a component whose outputs are permanently connected, via "not too many" transistors, to the power supply. It is shown how the specified components can be translated into transistor diagrams for CMOS integrated circuits. As these components are designed as strict hierarchies, it is hoped that the translation of the transistor diagrams into layouts for integrated circuits can be accomplished mechanically.
|Item Type:||Report or Paper (Technical Report)|
|Additional Information:||The research described in this paper was sponsored by the Defense Advanced Research Projects Agency, ARPA Order Number 3771, and monitored by the Office of Naval Research under contract number N00014-79-C-0597.|
|Group:||Computer Science Technical Reports|
|Usage Policy:||You are granted permission for individual, educational, research and non-commercial reproduction, distribution, display and performance of this work in any format.|
|Deposited By:||Imported from CaltechCSTR|
|Deposited On:||06 Jun 2008|
|Last Modified:||26 Dec 2012 14:14|
Repository Staff Only: item control page