Sterling, Thomas and Brodowicz, Maciej (2005) Continuum Computer Architecture for Nano-scale and Ultra-high Clock Rate Technologies. In: International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems, January 17-19, 2005, Oahu, Hawaii. (Submitted) http://resolver.caltech.edu/CaltechCACR:2005.101
See Usage Policy.
Use this Persistent URL to link to this item: http://resolver.caltech.edu/CaltechCACR:2005.101
The anticipated advent of practical nanoscale technology sometime in the next decade with likely experimental technologies nearer term presents enormous opportunities for the realization of future high performance computing potentially in the pan-Exaflops performance domain (10 18 to 10 21 flops), but imposes substantial, albeit exciting, technical challenges as well. With device density (basic components per unit area) at nanoscale predicted at least 1000X today's commercial feature size and local clock rates expected to be at least 10X that of current generation semiconductor technology, advanced technologies will perform in an operational regime dramatically different from conventional CMOS-based microprocessors and DRAM at present.
|Item Type:||Conference or Workshop Item (Paper)|
|Group:||Center for Advanced Computing Research|
|Usage Policy:||You are granted permission for individual, educational, research and non-commercial reproduction, distribution, display and performance of this work in any format.|
|Deposited By:||Imported from CaltechCACR|
|Deposited On:||20 Apr 2005|
|Last Modified:||26 Dec 2012 14:32|
Repository Staff Only: item control page