CaltechAUTHORS
  A Caltech Library Service

Real-time 2-D feature detection on a reconfigurable computer

Benedetti, A. and Perona, P. (1998) Real-time 2-D feature detection on a reconfigurable computer. In: 1998 IEEE Computer Society Conference on Computer Vision and Pattern Recognition: Proceedings. IEEE Computer Society , Los Alamitos, CA, pp. 586-593. ISBN 0-8186-8497-6 http://resolver.caltech.edu/CaltechAUTHORS:20120110-152437674

Full text is not posted in this repository. Consult Related URLs below.

Use this Persistent URL to link to this item: http://resolver.caltech.edu/CaltechAUTHORS:20120110-152437674

Abstract

We have designed and implemented a system for real-time detection of 2-D features on a reconfigurable computer based on Field Programmable Gate Arrays (FPGA's). We envision this device as the front-end of a system able to track image features in real-time control applications like autonomous vehicle navigation. The algorithm employed to select good features is inspired by Tomasi and Kanade's method. Compared to the original method, the algorithm that we have devised does not require any floating point or transcendental operations, and can be implemented either in hardware or in software. Moreover, it maps efficiently into a highly pipelined architecture, well suited to implementation in FPGA technology. We have implemented the algorithm on a low-cost reconfigurable computer and have observed reliable operation on an image stream generated by a standard NTSC video camera at 30 Hz.


Item Type:Book Section
Related URLs:
URLURL TypeDescription
http://dx.doi.org/10.1109/CVPR.1998.698665 DOIUNSPECIFIED
http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=698665PublisherUNSPECIFIED
Additional Information:© 1998 IEEE. Date of Current Version: 06 August 2002. The authors acknowledge Synopsys and Xilinx for their continued support, and are grateful to Paul Laity for providing us with a pre-release of the Xilinx Logi-Core Multiplier library and to Brad Taylor for many discussions on porting the feature selection algorithm to the G800 reconfigurable computer.
Other Numbering System:
Other Numbering System NameOther Numbering System ID
INSPEC Accession Number5985901
Record Number:CaltechAUTHORS:20120110-152437674
Persistent URL:http://resolver.caltech.edu/CaltechAUTHORS:20120110-152437674
Official Citation:Benedetti, A.; Perona, P.; , "Real-time 2-D feature detection on a reconfigurable computer," Computer Vision and Pattern Recognition, 1998. Proceedings. 1998 IEEE Computer Society Conference on , vol., no., pp.586-593, 23-25 Jun 1998 doi: 10.1109/CVPR.1998.698665 URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=698665&isnumber=15135
Usage Policy:No commercial reproduction, distribution, display or performance rights in this work are provided.
ID Code:28739
Collection:CaltechAUTHORS
Deposited By: Tony Diaz
Deposited On:11 Jan 2012 17:05
Last Modified:11 Jan 2012 17:05

Repository Staff Only: item control page