The heteroepitaxy of Ge on Si: A comparison of chemical vapor and vacuum deposited layers

M. Mäenpää, a) T. F. Kuech, and M.-A. Nicolet
California Institute of Technology, Pasadena, California 91125

S. S. Lau
University of California at San Diego, La Jolla, California 92093

D. K. Sadana
Lawrence Berkeley Laboratory, Berkeley, California 94720

(Received 20 August 1981; accepted for publication 6 October 1981)

Epitaxial growth of Ge on Si has been investigated by two techniques: vacuum deposition and chemical vapor deposition (CVD). Vacuum-deposited Ge layers (physical vapor deposition, PVD) on heated Si substrates (≤ 500 °C) have smooth surface morphologies with a surface crystalline quality which improves with Ge layer thickness. Layers prepared by the CVD technique at 500–600 °C are comparable with the PVD prepared layers. Main defects in both PVD and CVD layers are dislocations initiating at the Ge/Si interface. Chemical vapor-deposited Ge layers grown at a substrate temperature of 700–800 °C exhibit poor crystalline quality and often are polycrystalline. Chemical vapor-deposited layers grown at a substrate temperature of 900 °C, again are good quality epitaxial layers. In this case, in addition to dislocations, stacking faults are present. All the studied layers are highly conductive and p-type. The conduction and valence band discontinuities determined from electrical measurements are 0.05 ± 0.04 eV and 0.39 ± 0.04 eV, respectively.

PACS numbers: 73.40.Lq, 68.55. + b, 81.15.Ef, 81.15.Gh

I. INTRODUCTION

The possibility of integrating GaAs and Si devices in a single monolithic structure has motivated the recent increased interest in the heteroepitaxial growth of both Ge and Ge_{x}Si_{1−x} alloys on Si. Since GaAs can be easily grown on Ge, a high quality epitaxial Ge layer on Si has been shown to serve as a suitable substrate for the subsequent growth of GaAs and possibly other layers (e.g., Ga, Al, and As). This would allow for the possibility of integration of GaAs optoelectronic devices with Si-based electronic devices. Interest in this heterojunction system is also due to the chemical simplicity of the Ge-Si heterojunction system. Since Ge and Si form a complete solid solution, Ge-Si heterojunctions are considered one of the simplest examples of heterojunctions crystal growth and behavior, a fact which motivated their early study. A complicating factor in this heterojunction system, however, is a large mismatch in both lattice parameter (≈ 4%) and thermal expansion coefficient (≈ 50%) between Ge and Si.

The majority of recent studies have utilized vacuum deposition of Ge in fabrication of the Ge-Si heterojunction. Initial recent attempts formed the heterojunction by vacuum depositing a layer of amorphous Ge on (100) Si substrate. The amorphous Ge layers were then heated by pulsed laser and/or electron beam irradiation. This annealing step leads to the melting of the Ge layer and dissolution of Si from the substrate surface. A Ge_{x}Si_{1−x} alloy solidifies upon cooling. The presence of a fast moving liquid-solid interface in this two-component system leads to cellular structures and results in poor epitaxial quality of the Ge layer. The solid-phase growth at 500–700 °C of vacuum-deposited amor-

---

"Permanent address: Semiconductor Laboratory, Technical Research Centre of Finland, Otakaari 5A, SF-02150 Espoo 15, Finland."
The study presented here was undertaken to investigate and contrast the growth characteristics of epitaxial Ge layers deposited on Si produced by these two methods: namely, chemical vapor deposition (CVD) and physical vapor deposition (PVD) (i.e., vacuum deposition onto heated substrates). Electrical behavior of these Ge layers and the resulting heterojunctions formed by PVD and CVD are also presented. Vacuum-deposited Ge layers were grown in this study under ultra-high vacuum (UHV) ion-pumped conditions, eliminating the carbon impurity source found in oil diffusion pumped systems. Since the initial Si substrate preparation was the same in both the PVD and CVD growth systems, PVD Ge layers in this study would serve as a suitable controlled basis of comparison for the CVD grown layers.

II. EXPERIMENTAL
A. Silicon substrate preparation

Substrates of both p- and n-(100) Si (1–10 Ω cm) were initially prepared by thermally oxidizing the Si wafer at 1050 °C in dry O₂, producing an oxide layer >2000 Å in thickness. Immediately prior to the introduction of the substrate into either of the growth systems (vacuum chamber or CVD growth reactor), the oxide was removed by etching in a concentrated HF solution (1:1, HF : H₂O). This procedure has been found to produce a clean reproducible Si surface free of substantial oxygen contamination. 15,16

B. Germanium deposition

1. Physical vapor deposition (PVD)

After the substrate preparation, the Si wafer was placed immediately into an ion-pumped vacuum system. The vacuum system achieved a baseline pressure of 6–8×10⁻¹⁰ Torr after baking. Prior to the Ge deposition, the Si substrate was heated to ~500 °C. An increase in fluorine pressure in the vacuum system, monitored by a quadrupole residual gas analyzer, accompanied this heating step indicating the desorption of fluorine from the Si surface. Germanium was then deposited by thermal evaporation from a tungsten boat onto the hot Si surface (T~500 °C) at a rate of 3–20 Å/sec. Germanium films 500 Å to 1 μm thick were obtained in this manner. The system pressure during Ge deposition was < 10⁻⁷ Torr.

An alternative deposition procedure, which produced amorphous Ge layers (500–2000 Å thick) allowed the Si substrate to cool after the fluorine desorption step. Germanium was then deposited at a rate of > 100 Å/sec onto the cool Si (T<100 °C) substrate. These amorphous Ge layers were then crystallized in situ by a subsequent heating step (T~500 °C for 15 min).

2. Chemical vapor deposition (CVD)

Germanium layers were also deposited on the silicon substrates by the decomposition of germane, GeH₄, using the technique reported in Ref 6. In this case, the Si substrate after the oxide removal was placed on a graphite susceptor and loaded into a vertical, r-f-heated, CVD reactor. The reactor is schematically shown in Fig. 1. The carrier gas in the reactor at all times consisted of Pd-purified H₂ which had been liquid N₂ cold-trapped prior to introduction into the growth reactor. The Si substrate was heated to the growth temperature which ranged from 500 to 900 °C. This initial heating required 11 min during which the Si surface was free to react with any residual impurities in the H₂ carrier gas. Germane was then introduced into the reactor to initiate the Ge growth. No intentional dopants were added to the carrier gas. A GeH₄ pressure of 2–13 Torr was used. The Ge growth rate could be varied from 100 to 500 Å/sec by changing the growth temperature and partial pressure of GeH₄.

C. Physical and electrical measurements

The Ge layers obtained above were analyzed by a variety of techniques. The change in surface morphology with the growth parameters of the deposited Ge layers was observed by optical microscopy utilizing Nomarski Interference Contrast. The crystalline perfection of the layers was determined by transmission electron microscopy (TEM), glancing angle x-ray diffraction (Read camera), and 1.5 MeV He⁺ backscattering spectrometry (BS) and channeling techniques. Both cross-sectional and plan-view transmission electron micrographs were obtained from the CVD and PVD samples under bright field-diffraction contrast for a (220)-type reflection. These micrographs of the Ge layer and Ge-Si interface were used to determine the nature of the crystal defects present in the Ge film.

Electrical characterization of both the Ge film and the resulting Ge/Si heterojunction was also carried out on PVD- and CVD-prepared structures. Mesa-type heterojunction diodes were fabricated by defining circular areas (1 to 2×10⁻⁴ cm²) using either photolithography or by evaporating Au dots onto the Ge surface through a stainless-steel mask in an ion-pumped vacuum system. The Au dots served not only as an etch mask in the subsequent etching of the Ge layer (using a modified CP4 etch), but also as an ohmic contact to the Ge. The forward bias current-voltage and the reversed bias capacitance-voltage characteristics were then determined on the resulting diodes. The resistivity and Hall mobility of the layer were found by use of a van der Pauw–Hall technique. All measurements were made at room temperature.

![FIG. 1. Schematic diagram of the CVD reactor used in this study. The Pd-purified H₂ used as a carrier gas was liquid N₂ cold-trapped prior to introduction into the reactor.](image-url)
TABLE I. Properties of PVD grown and CVD grown (−1 μm thick) Ge layers on (100) Si substrates.

<table>
<thead>
<tr>
<th></th>
<th>Physical vapor deposition (PVD)</th>
<th>Chemical vapor deposition (CVD)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>500 °C</td>
<td>500–600 °C</td>
</tr>
<tr>
<td>Surface Morphology</td>
<td>Smooth,</td>
<td>Smooth,</td>
</tr>
<tr>
<td>(Nomarski Microscopy)</td>
<td>specular</td>
<td>specular</td>
</tr>
<tr>
<td>Crystalline quality</td>
<td>Good epitaxy,</td>
<td>Good epitaxy,</td>
</tr>
<tr>
<td>(BS and channeling)</td>
<td>surface, χmin ≈ 4%-5%</td>
<td>surface, χmin ≈ 4%-5%</td>
</tr>
<tr>
<td>Predominant defects</td>
<td>Dislocations</td>
<td>Dislocations</td>
</tr>
<tr>
<td>(TEM micrographs)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Electrical properties</td>
<td>(van der Pauw)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

ρ = 10⁻² Ω cm, p-type, p = 2-4 × 10¹⁸ cm⁻³, μₚ = 100-400 cm²/V s

III. RESULTS

The results obtained by the various physical and electrical measurements on both PVD- and CVD-grown Ge are summarized for the case of a 1 μm thick Ge layer in Table I.

A. Physical properties of Ge layers

1. Physical vapor deposition (PVD)

Nomarski interference micrographs of Ge layers (500–8000 Å in thickness) deposited onto both the hot (≤ 500 °C) and room-temperature (R.T.) Si substrates always showed the Ge layers to be continuous with a smooth surface morphology. Glancing angle x-ray diffraction analyses indicate that a Ge layer deposited onto a hot substrate at low deposition rates (≤ 20 Å/sec) to be a good quality single-crystal epitaxial layer. The Ge layers deposited onto R.T. substrates with a high deposition rate (≥ 100 Å/sec) were amorphous in the as-deposited condition. X-ray diffraction patterns taken on these films, after a subsequent in situ annealing (500 °C, 15 min), indicated the formation of a polycrystalline microstructure in the Ge layer. Amorphous Ge films annealed in a separate vacuum furnace at 750 °C for 15 min (≤ 10⁻⁶ Torr) gave identical results.

Channeling spectra from Ge layers of varying thicknesses grown on hot substrates at the lower deposition rate are shown in Fig. 2. The crystalline quality at the surface of the Ge layer improves with increasing layer thickness. The channeling minimum yield, χmin, at the surface of a layer ≥ 4500 Å in thickness is equal to that of a bulk (100) Ge crystal having a value of χmin ≈ 4%-5%. The subsurface crystalline quality is, however, poorer than bulk (100) Ge. This can be seen in Fig. 2, where the channeling rate in the deposited layers is greater than in bulk (100) Ge.¹⁷

The TEM micrographs obtained from a sample with an 1 μm thick Ge layer are shown in Fig. 3. This sample exhibited good surface crystalline quality as observed in the channeling spectra of this layer (χₘᵟᵣᵦ ≈ 4%-5%). The cross-section micrograph shows that a misfit dislocation network is generated at the Ge/Si interface to accommodate the lattice mismatch between the two crystals. Dislocations which originate from the network extend into the grown Ge layers.

Layer thicknesses of >0.2 μm were needed to substantially reduce the density of these dislocations. The corresponding plan view micrograph [Fig. 2(b)] shows a dislocation density of 4×10⁹/cm² near the surface. The oscillating diffraction contrast visible in most of the dislocations indicates that the dislocations are steeply inclined. This is in agreement with the results from the cross-section specimen. Since the plan-view TEM specimen had a wedge-shaped edge, the micrograph was recorded from a thin area (<2000 Å thick) close to the Ge surface. Hence, only the top ends of the dislocations are revealed. The interfacial dislocation network present at a depth of ~1 μm is therefore not visible in the plan view micrograph. These misfit dislocations lead to a higher dechanneling yield in the deposited Ge films when compared to bulk (100) Ge.

![FIG. 2. Channeling spectra taken on PVD-prepared Ge layers grown on heated (~500 °C) (100) Si substrates. A random and an aligned spectrum of a (100) Ge single crystal are also shown for comparison. The surface minimum yield, determined from the ratio of the aligned spectrum to the random spectrum, decreases with the Ge layer thickness. This indicates the improvement of the crystalline quality at the Ge surface with the Ge layer thickness.](http://jap.aip.org/jap/copyright.jsp)
PVD GROWN GE LAYER ON (100) Si

(a)

(b)

FIG. 3. Cross-sectional (a) and a plan-view (b) transmission electron micrograph taken of a PVD-prepared Ge layer on a (100) Si substrate. The dense dislocation network in the Ge layer, due to the lattice mismatch between Ge and Si is visible both at the Ge-Si interface (a) and at the Ge layer surface (b).

2. Chemical vapor deposition (CVD)

The surface morphology of Ge layers grown by CVD technique on single-crystalline Si substrate has been reported to be a function of the Ge deposition temperature with the surface roughness increasing with increasing temperature.

Increasing the deposition rate at a given temperature, accomplished by raising the GeH₄ partial pressure in the reactor during growth, results in a smoother surface morphology and the formation of a continuous Ge layer at smaller Ge layer thicknesses. The growth rate of the Ge layer could be varied from 100 to 500 Å/sec by altering the temperature and GeH₄ pressure in the growth reactor. At lower growth temperatures (500–700 °C), the Ge growth rate was found to be proportional to the GeH₄ partial pressure for GeH₄ pressures from 2 to 13 Torr. Within this temperature range the Ge growth rate was also exponentially dependent on growth temperature (rate $\alpha = e^{-Q/kT}$). An activation energy Q of approximately $Q = 0.49 \pm 0.04$ eV was determined for Ge growth in this temperature range. The growth rate at higher temperatures (800–900 °C) was not as strongly dependent on substrate temperature, but was found to be proportional to the GeH₄ pressure.

Germanium layers grown on Si single-crystal substrates by this CVD technique exhibit varying crystalline perfection depending on deposition temperature (500–900 °C). At low temperatures (500–600 °C), the Ge surface $\chi_{\text{min}}$ was found to decrease with increasing layer thickness as has previously been reported. A surface $\chi_{\text{min}}$ comparable with that of a single-crystal Ge ($\approx 4\% - 5\%$) can be achieved at these temperatures at a layer thickness of $\approx 8000$ Å. The subsurface crystalline quality as indicated by the dechanneling rate in the BS spectra is poorer than that of bulk Ge. Within the intermediate temperature range (700–800 °C), the situation is more complex. The crystalline quality of the Ge layers in this temperature range varies from one deposition to another and is typically poor. Often these layers are found to be polycrystalline. At 900 °C, a continuous Ge film was obtained at a Ge thickness of $\approx 1 \mu$m at a deposition rate of 400 Å/sec.

Germanium films deposited at 900 °C have always exhibited a good surface crystalline quality ($\chi_{\text{min}} \approx 4\% - 5\%$) although the dechanneling rate is again higher than that found in bulk (100) Ge. Figure 4 shows characteristic channeling spectrum from the three aforementioned temperature ranges for a Ge layer 1.2 μm in thickness.

The TEM micrographs taken of Ge layers deposited at 600 °C indicate a defect structure qualitatively similar to that found on the vacuum deposited layers. The TEM micrographs obtained from Ge layers deposited near 900 °C show, however, a markedly different result as seen in Fig. 5. The cross-sectional TEM micrograph [Fig. 5(a)] revealed the presence of inclined stacking faults and dislocations which nucleate at the Ge/Si interface. A stacking fault density of $\approx 2.2 \times 10^2$/cm² was determined from the corresponding plan view micrograph shown. Some of these stacking faults formed closed rectangular or square figures. The stacking faults always terminated at dislocations that lay along a (110) direction. Occasionally, bundles of stacking faults were also detected in the Ge film. These stacking faults are similar to those observed earlier for epitaxially-grown Si on Si. The higher dechanneling rate found on these layers, when compared to bulk Ge, can again be attributed to this high density of stacking faults and dislocations.

FIG. 4. Channeling spectra taken of CVD-prepared Ge layers grown on (100) Si substrates at different substrate temperatures. The minimum yield at the film surface of the layers grown at 600 and 900 °C is indistinguishable of that of a (100) Ge single crystal. The crystalline quality of a layer grown at 800 °C is poorer.
CVD GROWN Ge LAYER ON ⟨100⟩ Si

(a) 0.8 μm

(b)

FIG. 5. Cross-sectional (a) and a plan-view (b) micrograph taken on a Ge layer grown by the CVD technique at 900 °C on a ⟨100⟩ Si substrate. The presence of stacking faults and dislocations can be observed in both micrographs.

When considering samples prepared using similar deposition parameters, varying only the temperature, it is seen that the layers grown at 600 and 900 °C possess qualitatively similar channeling spectra. Results obtained from layers grown at intermediate temperatures of 700–800 °C imply poor quality layers are indicative of a partial or complete loss of epitaxy in the Ge film. Contamination of the Si surface prior to Ge growth at 700–800 °C may account for the poor quality of the subsequently grown Ge layer.

In order to investigate the effects of possible contamination of the Si substrate on the resulting Ge layers, silicon substrates were heated in the CVD reactor at 600 °C for varying periods of time before the deposition. Such contamination may result from the residual impurities in the H₂ carrier gas or possibly impurities originating from the graphite susceptor. This waiting period allowed the clean Si surface to react with any such impurities for a controlled period of time. After the waiting period, all substrates received identical depositions yielding Ge layers ~0.5 μm in thickness. These samples were then analyzed by a channeling experiment. The variation in the measured surface $\chi_{\text{min}}$ with pregrowth annealing time is given in Fig. 6. If the predeposition annealing time is ≤ 1.5 min, a surface $\chi_{\text{min}}$ ~6%–7% is typically measured. With longer annealing times, the surface $\chi_{\text{min}}$ increases. Waiting times greater than 12 min result in a polycrystalline Ge layer. This result indicates that reactor impurities are most probably responsible for the poor crys-talline quality and occasional loss of epitaxy within this intermediate temperature range (700–800 °C).

**B. Electrical measurements**

Room-temperature electrical measurements on PVD-prepared Ge layers deposited on n-type Si substrates were carried out using a van der Pauw–Hall technique. The Ge layers are always found to be highly conductive ($\rho \approx 10^{-2} \Omega \text{cm}$, p-type) with the hole concentration of $p \approx 2 \times 10^{18}$ cm$^{-3}$. The average Hall mobility, $\mu_H$, increases with layer thickness from a value of $\mu_H \approx 100$ cm$^2$/V·s found on thinner layers to that of $\mu_H \approx 300$ cm$^2$/V·s found with the thicker Ge layers (~0.8 μm). The hole concentration was constant with layer thickness within the accuracy of this measurement technique. The hole concentrations are, however, well above any impurity level present in the Ge used as a deposition source. The Ge source material had a R.T. resistivity of 0.1 Ω cm (n-type).

Similar van der Pauw measurements made on CVD-prepared Ge layers on n-type Si substrates indicate that the Ge layers are again highly conductive ($\rho \approx 10^{-2} \Omega \text{cm}$, p-type). The Hall concentrations and Hall mobilities are comparable to those obtained on the PVD prepared material. A more detailed investigation for the Ge layers deposited at 600 °C shows that the average Hall mobility increases gradually with the Ge layer thickness as shown in Fig. 7. For a layer thickness of ~2000 Å, the Hall mobility is about 100 cm$^2$/Vs. The Hall mobility saturates at a value of ~400 cm$^2$/Vs for layer thicknesses ~8000 Å. The Hall mobility found on the thick Ge layers (~8000 Å) is comparable to that of bulk Ge possessing an acceptor impurity concentration of $10^{18}$ cm$^{-3}$.

Room temperature $I-V$ and $C-V$ measurements made in CVD prepared layers are described in detail in Ref. 6. The forward bias $I-V$ measurements made in that study on the
p⁺-Ge-nSi heterojunction diodes were fitted to the equation

\[ J = J_0 \left[ e^{qV/nkT} - 1 \right] \]

where \( J \) is the measured current density, \( V \) the applied forward bias, and \( n \) is the diode quality factor. A value of \( n \leq 1.05 \) was obtained from these structures. Reverse-bias capacitance measurements indicate a conductive and valence band discontinuities of \( \Delta E_c = 0.05 \pm 0.04 \) eV and \( \Delta E_v = 0.39 \pm 0.04 \) eV, respectively. The results for PVD-grown layers were identical with the limits of measuring error.

IV. DISCUSSION

It is observed that Ge layers grown by PVD and CVD at Si substrate temperatures \( \leq 600 \) °C are qualitatively similar. These layers possess a smooth growth morphology with the surface crystalline quality improving with Ge layer thickness. This is indicated by both the structural and electrical investigations of these films. Physical vapor-deposition films have a slightly better surface crystalline quality and lower dechanneling rate than CVD films at a given layer thickness prepared at 600 °C. Since the initial Si substrate surface is identically prepared in both CVD and PVD growth, the slight improvement found in the PVD may be attributed to the substrate surface contamination found in the CVD layers. This was demonstrated by the pregrowth waiting time experiments discussed above. In both cases, the substantial lattice mismatch between Ge and Si (~4%) is accommodated by the introduction of misfit dislocations as seen in Fig. 4.

The CVD films deposited at high temperatures (~900 °C) possess a markedly different defect structure. In these films, a high density of stacking faults are visible in the TEM micrograph of Fig. 5. The appearance of this new microstructure can be due to a variety of causes. The occurrence of these stacking faults appears to be dependent on both the high deposition temperature and the presence of the Ge-Si interface. The following experiment was conducted in order to verify that these stacking faults originate at the Ge-Si interface and are not induced by a change in Ge on Ge growth mechanism. A PVD Ge layer of 8000 Å thickness was first deposited onto a hot Si substrate (~500 °C) in the manner previously described. The sample was then removed from the vacuum system, dipped into a HF : H₂O(1 : 1) etch solution and immediately loaded into the CVD reactor. Another layer of Ge (~1.0 μm thick) was deposited at ~900 °C onto the PVD layer. Identical deposition parameters were used for this Ge layer and the layer shown in Fig. 5. The channeling spectrum of this sample is quantitatively similar to that taken on a CVD Ge layer of similar thickness deposited directly onto the Si surface, exhibiting a \( \chi_{\text{min}} \) = 4%–5%. There was a striking difference, however, in the results obtained by TEM as shown in Fig. 8. No stacking faults were present in the Ge layer. The sample contained only dislocations at a density \( 1.8 \times 10^6 \) /cm². We therefore suggest that the stacking faults nucleate at the Ge-Si interface. The nucleation of stacking faults is probably a result of the formation of a rough Ge/Si interface. This interfacial roughness may arise from two primary causes. The partial coverage of the Si surface by impurities, as mentioned in Sec. III, is a possible source of these stacking faults. Since GeO₂ is easily reduced in the H₂ carrier gas, the subsequent CVD Ge growth on the PVD deposited layer occurs on a clean Ge surface. The clean

FIG. 7. Hall mobility as a function of Ge film thickness for CVD Ge layers deposited at 600 °C on n-type (100) Si substrates. The mobility increases with the layer thickness due to the better average crystalline quality.

FIG. 8. Cross-sectional (a) and a plan-view (b) transmission electron micrograph taken on a Ge layer grown on (100) Si. Shown in this figure is an initial Ge growth (~8000 Å) deposited by the PVD technique with a subsequently deposited CVD layer (~1 μm). The main defects are dislocations propagating through the PVD-prepared portion, terminating at PVD-Ge CVD Ge interface.
PVD Ge surface, free of such nucleating centers, yields a subsequent Ge growth devoid of stacking faults. A second source of interfacial roughness in the high-temperature CVD growth may result from the development of a nonuniform layer of Ge-Si solid solution formed at the original Si surface. Additional work using high-resolution TEM and other compositional studies are now under way in order to clarify the nature of this Ge-Si interface.  

It is interesting to observe that the dislocation density at the surface of this CVD Ge layer grown on PVD Ge is much lower than that found in the PVD Ge layer grown on Si at comparable thickness. Examination of the cross-sectional TEM micrograph in Fig. 8 reveals the truncation of several dislocations in the PVD-grown layer at the CVD Ge-PVD Ge interface. The cessation of the Ge on Ge growth and subsequent exposure to air provides a means of decreasing the density of inclined dislocations in any subsequent growth.

Attempts to epitaxially regrow amorphous PVD Ge layers deposited onto room-temperature Si substrate by thermal annealing (750 °C, 15 min), all proved unsuccessful, producing polycrystalline Ge layers. This is in contrast to several earlier studies which used an identical technique to produce epitaxial Ge films. This is surprising since the vacuum deposition environment in this study was at a substantially lower pressure and avoided the carbon impurities associated with the use of an oil-diffusion-pumped system. The absence of nucleation inhibiting impurities in the bulk Ge films, due to the use of an UHV environment, may be a possible cause for the lack of Ge epitaxy. Structural changes at the clean Si surface subsequent to the heating associated with the fluorine desorption step may also inhibit the nucleation of epitaxial Ge at the interface. Further work is needed to verify these hypotheses.

The deposited epitaxial Ge films were found to be highly p-type in all cases, such that the hole mobility of these layers increases with layer thickness as does the structural perfection of the Ge layer. These measurements indicate that both the carrier scattering mechanism and probably the source of acceptor type impurity are associated with either point and/or extended crystal defects incorporated into the Ge layer. The p-type conductivity of the Ge layer may not be purely associated with the structural defects which result from the Ge-Si lattice mismatch. A previous study of the PVD growth of Ge on Ge substrates, where there is no lattice mismatch, always yielded p-type Ge layers. Other acceptors, perhaps point defects or defect complexes unrelated to lattice and thermal mismatch, may therefore determine the conductivity type in deposited Ge films.

Measurements of the conduction and valence band discontinuities in this study (ΔEg = 0.05 ± 0.04 eV, ΔEg = 0.39 ± 0.04 eV, ΔEg = 0.39 ± 0.04 eV) differ somewhat from that predicted by the method of Anderson based on measured ionization potentials (ΔEg = 0.33, ΔEg = 0.12 eV). The measured valence-band discontinuity in this study is, however, surprisingly close to the value predicted by the simplified tight binding method developed by Harrison which gives ΔEg = 0.38 eV.

Previous determinations of the band discontinuities in this heterojunction system have shown a large variation in values obtained from junctions fabricated by a particular technique and between junctions formed by varying growth methods. The domination of the electrical properties by the electronic and physical structure of the Ge-Si interface is well known, making a definitive determination of the band discontinuities by the present methods difficult.

V. CONCLUSIONS

As observed in this study, both the techniques of vacuum deposition (PVD) and chemical vapor deposition (CVD) have been shown to provide epitaxial Ge layers grown on Si substrates. The crystalline quality of the Ge layers grown by PVD and CVD on Si substrates at temperatures 500–600 °C yield qualitatively similar films. The crystalline quality at the surface of the Ge layer was found to improve with layer thickness. Germanium layers grown by CVD at high temperatures (∼900 °C) possessed a markedly different defect structure than the aforementioned films as observed by TEM studies. Electrical studies of both the Ge layer and the resultant Ge-Si interface were presented. These techniques provide a means of providing Ge-coated Si substrates which can be used for the subsequent growth of GaAs or other related compounds.

ACKNOWLEDGMENTS

The authors would like to thank J. O. McCaldin of Caltech for use of equipment and for discussions and encouragement during this study. The authors would also like to thank J. Washburn of the University of California, Berkeley, for useful discussions. The cooperation of the Böhmisches Physikalische Society (B. M. Ullrich) is acknowledged. This work was supported in part by the Office of Naval Research (L. R. Cooper) and in part by the U.S. Department of Energy through an agreement with the National Aeronautics and Space Administration and monitored by the Jet Propulsion Laboratory, California Institute of Technology (D. Bickler).

22D. J. Chadi, J. Vac. Sci. Technol. 16, 1290 (1979), and references contained therein.
26A. G. Milnes and D. L. Feucht, Heterojunctions and Metal-Semiconductor Junctions (Academic, New York, 1972), p. 54, see Table 2.1.