Feng, Tao and Yu, Hongbin and Dicken, Matthew and Heath, James R. and Atwater, Harry A. (2005) Probing the size and density of silicon nanocrystals in nanocrystal memory device applications. Applied Physics Letters, 86 (3). Art. No. 033103. ISSN 0003-6951 http://resolver.caltech.edu/CaltechAUTHORS:FENapl05
See Usage Policy.
Use this Persistent URL to link to this item: http://resolver.caltech.edu/CaltechAUTHORS:FENapl05
Structural characterization via transmission electron microscopy and atomic force microscopy of arrays of small Si nanocrystals embedded in SiO2, important to many device applications, is usually difficult and fails to correctly resolve nanocrystal size and density. We demonstrate that scanning tunneling microscopy (STM) imaging enables a much more accurate measurement of the ensemble size distribution and array density for small Si nanocrystals in SiO2, estimated to be 2-3 nm and 4 x 10^(12) - 3 x 10^(13) cm^(-2), respectively, in this study. The reflection high energy electron diffraction pattern further verifies the existence of nanocrystallites in SiO2. The present STM results enable nanocrystal charging characteristics to be more clearly understood: we find the nanocrystal charging measurements to be consistent with single charge storage on individual Si nanocrystals. Both electron tunneling and hole tunneling processes are suggested to explain the asymmetric charging/ discharging processes as a function of bias.
|Additional Information:||©2005 American Institute of Physics. Received 11 August 2004; accepted 18 November 2004; published online 10 January 2005. The authors would like to thank Dr. Rhett Brewer for the help on RHEED experiments. The research described in this letter was sponsored by the National Aeronautics and Space Administration (NASA), and by the National Science Foundation. H.Y. and J.R.H. thank the DOE (Grant No. DOEFG03-01ER45949).|
|Subject Keywords:||silicon compounds; gold; silicon; elemental semiconductors; nanostructured materials; MIS structures; ion implantation; annealing; tunnelling; capacitance; surface topography; MOS memory circuits; transmission electron microscopy; atomic force microscopy; scanning tunnelling microscopy; reflection high energy electron diffraction|
|Usage Policy:||No commercial reproduction, distribution, display or performance rights in this work are provided.|
|Deposited By:||Tony Diaz|
|Deposited On:||08 Jun 2006|
|Last Modified:||26 Dec 2012 08:54|
Repository Staff Only: item control page