Hwang, Gyeong S. and Giapis, Konstantinos P. (1997) How tunneling currents reduce plasma-induced charging. Applied Physics Letters, 71 (20). pp. 2928-2930. ISSN 0003-6951. http://resolver.caltech.edu/CaltechAUTHORS:HWAapl97a
See Usage Policy.
Use this Persistent URL to link to this item: http://resolver.caltech.edu/CaltechAUTHORS:HWAapl97a
As semiconductor manufacturing moves towards smaller logic devices and thinner gate oxides, there is serious concern that pattern-dependent charging during plasma etching will impede progress by distorting etch profiles and by causing oxide breakdown. Simulations of the final overetch predict that the use of ultrathin oxides (<= 5 nm), combined with a low substrate potential, will actually eliminate notching by enabling electron tunneling from the substrate to decrease surface charging potentials at the bottom of high aspect ratio trenches. Comparison with published experimental results validates the simulations.
|Additional Information:||©1997 American Institute of Physics. (Received 24 June 1997; accepted 18 September 1997) This work was supported by an NSF-Career Award and a Camille Dreyfus Teacher-Scholar Award to KPG.|
|Subject Keywords:||sputter etching; surface charging; tunnelling; semiconductor technology|
|Usage Policy:||No commercial reproduction, distribution, display or performance rights in this work are provided.|
|Deposited By:||Archive Administrator|
|Deposited On:||07 Sep 2006|
|Last Modified:||26 Dec 2012 09:01|
Repository Staff Only: item control page