

Alignment-Insensitive Coupling for PLC-Based Surface Mount Photonics

David W. Vernooy, *Member, IEEE*, Joel S. Paslaski, *Associate Member, IEEE*, Henry A. Blauvelt, *Member, IEEE*, Robert B. Lee, *Member, IEEE*, and Kerry J. Vahala, *Member, IEEE*

Abstract—A flip-chip waveguide coupler with an order of magnitude greater alignment tolerance than competing approaches is presented for the first time. Experimental data for an “optical jumper” agree with simple design considerations. Application to a planar lightwave circuit-based surface mount photonics platform is outlined.

Index Terms—Integrated optics, integrated optoelectronics, optical planar waveguide components, optical planar waveguide couplers.

I. INTRODUCTION

ONE OF THE most challenging aspects of optoelectronic packaging is efficient and robust power transfer from active devices to single-mode fibers. Motivated by the success of hybrid microelectronic packaging, including flip-chip surface mounting and printed wiring board (PWB) techniques, we embrace a similar vision for optoelectronics in which planar lightwave circuits (PLCs) function as PWBs [1]–[3]. In contrast to the active alignments commonly required in high-end devices today, the viability of this approach hinges upon its potential for low-cost passively aligned power transfer to the PLC platform, while maintaining high single-mode coupling efficiency [4]. To address this need, a new scheme for optical coupling between initially separate waveguides is introduced in this letter that is capable of lossless power transfer. Its most remarkable characteristic is a “flat-top” alignment insensitivity that is expected to be a key enabler of the surface mount photonics (SMP) paradigm. A program for the utilization of this technique with active device structures for SMP-enabled optoelectronics packaging is included.

II. END-FIRE COUPLING (EFC), MODE INTERFERENCE COUPLING (MIC), AND ADIABATIC COUPLING (ADC)

It is instructive to compare the offset sensitivity of three techniques for optical power transfer between symmetric waveguides in a medium of index n at a wavelength λ . A Gaussian approximation to the waveguide modes (waist w_0 and Rayleigh range $z_0 = \pi n w_0^2 / \lambda$) is used where applicable for simplicity. In

EFC, the coupling sensitivity to an offset error $\mathbf{x}_e = (x_e, y_e, z_e)$ is given by the well-known expression

$$T_{\text{EFC}}(\mathbf{x}_e) = \frac{\exp\left\{\frac{-(x_e^2 + y_e^2)}{w_0^2(1 + Z_e^2)}\right\}}{(1 + Z_e^2)} \quad (1)$$

with $Z_e \equiv z_e / (2z_0)$. EFC becomes extremely sensitive to \mathbf{x}_e for the small values of $w_0 \sim \lambda$ typical of semiconductor-based devices that have been optimized for performance. MIC occurs between parallel uniform guides close enough together to be coupled via their modal exponential tails, which are assumed to have a decay length $1/\gamma$ in the vertical (y) direction. This evanescent coupling rate takes the form

$$\kappa(\mathbf{x}_e) = \kappa(0) \exp\left\{\frac{-x_e^2}{(2w_0^2)}\right\} \exp(-\gamma y_e) \equiv \kappa_e. \quad (2)$$

Complete power transfer requires a specific “flopping length” of $L_{\text{MIC}} = \pi / (2\kappa(0))$ along the optical (z) axis, and obeys [5]

$$T_{\text{MIC}}(\mathbf{x}_e) = \sin^2\{\kappa_e(L_{\text{MIC}} + z_e)\} \quad (3)$$

rendering MIC also very sensitive to positioning errors in all three directions. To transfer power, ADC utilizes variation of some waveguide property along the optical axis, such as core index, thickness, or width. Under the unrestrictive assumptions that κ_e retains the form of (2) and the propagation constants of the individual modes vary linearly at a rate δ along the coupler, it is found that

$$T_{\text{ADC}}(\mathbf{x}_e) = 1 - \exp\left(-\frac{\pi \kappa_e^2}{\delta}\right) \quad (4)$$

for long enough coupler lengths L_{ADC} [6]. In the limit of sufficiently strong coupling and slow z -variations, ADC thus, displays the following remarkable properties: 1) T_{ADC} permits $\sim 100\%$ power transfer between guides with no critical dimensions in the design; and 2) T_{ADC} is independent of placement errors \mathbf{x}_e , demonstrating characteristic “flat-top” offset tolerances laterally and complete longitudinal independence for $z_e \ll L_{\text{ADC}}$. Adiabaticity also implies fault tolerance to most operational and fabrication errors, making ADC a robust high-performance broad-band solution to the coupling problem and ideally suited to PLC implementation.

III. DESIGN AND EXPERIMENT

To validate these predictions, we designed and fabricated [7] the “optical jumper” depicted in Fig. 1(a). The layer structure and refractive indexes ($n_{\text{core}}, n_{\text{clad}}$) of Fig. 1(b) were chosen

Manuscript received May 9, 2003; revised August 27, 2003.

D. W. Vernooy, J. S. Paslaski, H. A. Blauvelt, and R. B. Lee are with Xponent Photonics, Inc., Monrovia, CA 91016 USA (e-mail: dvernooy@xponentinc.com).

K. J. Vahala is with the Department of Applied Physics, California Institute of Technology, Pasadena, CA 91125 USA.

Digital Object Identifier 10.1109/LPT.2003.819392




Fig. 1. Flip-chip ADC "jumper" experimental configuration. (a) A three-dimensional view showing guide widths tapering from 2.5 to 0.5 μm along the jumper, input, and output PLC guides. The guides were overlapped to have the same width at approximately the taper mid-points. A uniform, 1-mm-long jumper, and corresponding gap in the PLC guides, separated input and output. (b) A cross section mid-taper after flip-chipping illustrating offsets (x_e , y_e) as well as layer thicknesses and refractive indexes.

to give modes representative of modern active devices. The flip-chip configuration leverages the tightly controlled vertical tolerances maintained by deposition and etching processes common in the semiconductor industry. For experimental ease, the jumper was designed for transverse-electric polarization at 1300 nm. An ADC length of $L_{\text{ADC}} \sim 15L_{\text{MIC}} \sim 250 \mu\text{m}$ [Fig. 1(a)] is safely within the adiabatic regime. Simple linear tapering of the waveguide core width was used for maximal tolerance to lithographic errors. The wafers were processed using standard silica-on-silicon PLC fabrication techniques [1]. After dicing, the jumper die was held with constant force straddling the input and output PLC guides, which were on a separate substrate, by a flip-chip bonder with a repeatability of $\pm 0.25 \mu\text{m}$. The substrate was mounted on a stage which had a resolution of $\sim 0.1 \mu\text{m}$ in order to measure transmission through the structure of Fig. 1(a) as a function of relative jumper-substrate position.

IV. RESULTS AND DISCUSSION

Fig. 2 demonstrates the lateral placement tolerance of $T_{\text{ADC}}(x_e)$ along with calculations using (4) and the beam propagation method (BPM). With Δx_e defined as the offset for which T_{ADC} remains within 0.1 dB of its peak, the measured lateral flat-top of $\Delta x_e \sim \pm 1.5 \mu\text{m}$ closely matches predictions. In contrast, EFC and MIC tolerances are ~ 5 to 10 times tighter and do not display this flat-top feature. The excess insertion loss of two ADC interfaces was ~ 0.15 dB relative to cofabricated calibration structures over a measurement-limited bandwidth of ≥ 100 nm. The origin of this loss was traced to the blunt lithographic points of the tapers $\sim 0.5 \mu\text{m}$ through rigorous BPM studies. The calculated sensitivity for vertical errors y_e is shown in Fig. 3, assuming the gap is filled with material of index $n_{\text{gap}} = n_{\text{clad}}$. Again, the jumper displays an offset insensitivity to the transmission with a vertical flat-top of $\Delta y_e \sim 300$ nm. The extent to which errors (x_e , y_e) along




Fig. 2. Jumper "flat-top" measurements demonstrating $\Delta x_e \sim \pm 1.5 \mu\text{m}$, along with calculations for the ADC device of Fig. 1. Predictions for EFC and MIC in an appropriately comparable configuration are also shown.




Fig. 3. Calculated curves for the vertical placement errors assuming the gap is filled with an index $n_{\text{gap}} = n_{\text{clad}}$. In our case, the flip-chip configuration along with standard semiconductor processing tolerances ensures negligible error in this dimension.




Fig. 4. Expected vertical sensitivity of the 0.1-dB fat-top width Δx_e to a vertical gap of index n_{gap} . Unwanted coupling between axes of this form is extremely limited in our design.

the two transverse axes are coupled depends upon the gap refractive index. Fig. 4 illustrates that the sensitivity of Δx_e to vertical errors y_e is reduced for increasing gap index n_{gap} . In the worst case, for example, an air gap of at least 125 nm is required to reduce Δx_e by a factor of two. Scanning electron




Fig. 5. Measured ADC z_e tolerance is ~ 50 times greater than either EFC or MIC predictions. The device only fails when z_e reaches the adiabatic length $L_{ADC} \sim 250 \mu\text{m}$. Note the scale change along the horizontal axis for the EFC and MIC curves.

microscopy studies, on the other hand, verified our jumper design achieved intimate contact extremely reproducibly. In fact, a single jumper piece was used to produce all of the data in Fig. 1 without noticeable degradation in performance. Furthermore, overcladding thickness tolerances were $\sim \pm 40$ nm, negligibly impacting Δx_e according to the $n_{\text{gap}} = 1.45$ curve. The measurements in Fig. 5 confirm the jumper is completely tolerant to errors z_e of order L_{ADC} , whereas, EFC and MIC are ~ 50 times more sensitive along the optical axis.

V. APPLICATION TO A PLC-BASED SMP PLATFORM

The application of ADC to optoelectronics packaging involves five key steps: 1) monolithic integration of glass-based waveguides with etched-facet semiconductor devices [8]; 2) passively aligned surface mount ADC of these devices to the silica-based PLC; 3) mode-expansion of the PLC guide to a fiber mode size [9]; 4) monolithic self-aligned V-grooves for passive fiber placement [10]; and 5) glob-top encapsulation of the complete packaged device to eliminate the need for hermetic packaging. Wafer-scale processing of steps 1, 3, and 4 leverages any necessary precision alignments over many parts

at once. Of particular importance, step 1 can be accomplished using standard low-temperature dielectric deposition techniques consistent with III–V device processing. In fact, modern process flows already abundantly make use of these materials for alignment, masking, and passivation. Hence, the ADC coupler in SMP-enabled active devices can closely resemble the passive jumper reported here.

Exploration of the design and process window for the application of ADC to an SMP platform based on this prescription has been extremely encouraging and will be reported elsewhere. There is tremendous design flexibility for the ADC interface due to the forgiving nature of the adiabatic limit.

REFERENCES

- [1] C. H. Henry, G. E. Blonder, and R. F. Kazarinov, "Glass waveguides on silicon for hybrid optical packaging," *J. Lightwave Technol.*, vol. 7, pp. 1530–1539, Oct. 1989.
- [2] E. E. L. Friedrich, M. G. Öberg, B. Broberg, S. Nilsson, and S. Valette, "Hybrid integration of semiconductor lasers with Si-based single-mode ridge waveguides," *J. Lightwave Technol.*, vol. 10, pp. 336–340, Mar. 1992.
- [3] K. Kato and Y. Tohmori, "PLC hybrid integration technology and its application to photonic components," *IEEE J. Select. Topics Quantum Electron.*, vol. 6, pp. 4–13, Jan./Feb. 2000.
- [4] T. Hashimoto, Y. Nakasuga, Y. Yamada, H. Terui, M. Yanagisawa, K. Moriwaki, Y. Suzuki, Y. Tohmori, Y. Sakai, and H. Okamoto, "Hybrid integration of spot-size converted laser diode on planar lightwave circuit platform by passive alignment technique," *IEEE Photon. Technol. Lett.*, vol. 8, pp. 1504–1506, Nov. 1996.
- [5] L. A. Coldren and S. W. Corzine, *Diode Lasers and Photonic Integrated Circuits*. New York: Wiley, 1995, pp. 262–300.
- [6] R. B. Smith, "Analytic solutions for linearly tapered directional couplers," *J. Opt. Soc. Amer.*, vol. 66, no. 9, pp. 882–892, Sept. 1976.
- [7] Y. Shani, C. H. Henry, R. C. Kistler, R. F. Kazarinov, and K. J. Orlowsky, "Integrated optic adiabatic devices on silicon," *IEEE J. Quantum Electron.*, vol. 27, pp. 556–566, Mar. 1991.
- [8] N. Bouadma, J. Liang, R. Levenson, S. Grosmaire, P. Boulet, and S. Sainson, "Integration of a laser diode with a polymer-based waveguide for photonic integrated circuits," *IEEE Photon. Technol. Lett.*, vol. 6, pp. 1188–1190, Oct. 1994.
- [9] Y. Shani, C. H. Henry, R. C. Kistler, K. J. Orlowsky, and D. A. Ackerman, "Efficient coupling of a semiconductor laser to an optical fiber by means of a tapered waveguide on silicon," *Appl. Phys. Lett.*, vol. 55, no. 23, pp. 2389–2391, Dec. 1989.
- [10] S. J. Park, K. T. Jeong, S. H. Park, and H. K. Sung, "A novel method for fabrication of a PLC platform for hybrid integration of an optical module by passive alignment," *IEEE Photon. Technol. Lett.*, vol. 14, pp. 486–488, Apr. 2002.