CaltechAUTHORS
  A Caltech Library Service

A 6.0-mW 10.0-Gb/s Receiver With Switched-Capacitor Summation DFE

Emami-Neyestanak, Azita and Varzaghani, Aida and Bulchacchelli, John F. and Rylyakov, Alexander and Yang, Chih-Kong Ken and Friedman, Daniel J. (2007) A 6.0-mW 10.0-Gb/s Receiver With Switched-Capacitor Summation DFE. IEEE Journal of Solid-State Circuits, 42 (4). pp. 889-896. ISSN 0018-9200. doi:10.1109/JSSC.2007.892156. https://resolver.caltech.edu/CaltechAUTHORS:EMAieeejssc07

[img]
Preview
PDF - Published Version
See Usage Policy.

1MB

Use this Persistent URL to link to this item: https://resolver.caltech.edu/CaltechAUTHORS:EMAieeejssc07

Abstract

A low-power receiver with a one-tap decision feedback equalization (DFE) was fabricated in 90-nm CMOS technology. The speculative equalization is performed using switched-capacitor-based addition at the front-end sample-hold circuit. In order to further reduce the power consumption, an analog multiplexer is used in the speculation technique implementation. A quarter-rate-clocking scheme facilitates the use of low-power front-end circuitry and CMOS clock buffers. The receiver was tested over channels with different levels of ISI. The signaling rate with BER<10^-12 was significantly increased with the use of DFE for short- to medium-distance PCB traces. At 10-Gb/s data rate, the receiver consumes less than 6.0 mW from a 1.0-V supply. This includes the power consumed in all quarter-rate clock buffers, but not the power of a clock recovery loop. The input clock phase and the DFE taps are adjusted externally.


Item Type:Article
Related URLs:
URLURL TypeDescription
https://doi.org/10.1109/JSSC.2007.892156DOIUNSPECIFIED
ORCID:
AuthorORCID
Emami-Neyestanak, Azita0000-0003-2608-9691
Additional Information:© 2007 IEEE. Reprinted with permission. Manuscript received August 25, 2006; revised December 19, 2006. [Posted online: 2007-03-26] This work was supported in part by MPO Contract H98230-04-C-0920.
Funders:
Funding AgencyGrant Number
Maryland Procurement OfficeH98230-04-C-0920
Subject Keywords:Decision feedback equalization (DFE), interconnects, loop-unrolling, receiver, summation, switched capacitors
Issue or Number:4
DOI:10.1109/JSSC.2007.892156
Record Number:CaltechAUTHORS:EMAieeejssc07
Persistent URL:https://resolver.caltech.edu/CaltechAUTHORS:EMAieeejssc07
Usage Policy:No commercial reproduction, distribution, display or performance rights in this work are provided.
ID Code:10544
Collection:CaltechAUTHORS
Deposited By: Archive Administrator
Deposited On:16 May 2008
Last Modified:08 Nov 2021 21:08

Repository Staff Only: item control page