

SiGeC/Si superlattice microcoolers

Xiaofeng Fan,^{a)} Gehong Zeng, Chris LaBounty, and John E. Bowers

Department of Electrical and Computer Engineering, University of California, Santa Barbara, California 93106

Edward Croke

HRL Laboratories, LLC, Malibu, California 90265

Channing C. Ahn

California Institute of Technology, Pasadena, California 91125

Scott Huxtable and Arun Majumdar

Department of Mechanical Engineering, University of California, Berkeley, California 94720

Ali Shakouri

Baskin School of Engineering, University of California, Santa Cruz, California 95064

(Received 8 November 2000; accepted for publication 24 January 2001)

Monolithically integrated active cooling is an attractive way for thermal management and temperature stabilization of microelectronic and optoelectronic devices. SiGeC can be lattice matched to Si and is a promising material for integrated coolers. SiGeC/Si superlattice structures were grown on Si substrates by molecular beam epitaxy. Thermal conductivity was measured by the 3ω method. SiGeC/Si superlattice microcoolers with dimensions as small as $40\times 40\ \mu\text{m}^2$ were fabricated and characterized. Cooling by as much as 2.8 and 6.9 K was measured at 25 °C and 100 °C, respectively, corresponding to maximum spot cooling power densities on the order of 1000 W/cm². © 2001 American Institute of Physics. [DOI: 10.1063/1.1356455]

Thermoelectric (TE) refrigeration in a solid-state active cooling method with high reliability. Bi₂Te₃-based TE coolers are widely used for cooling and temperature stabilization of microelectronic and optoelectronic devices, but their processing is a bulk technology and is incompatible with integrated circuit fabrication process. Solid-state coolers monolithically integrated with microelectronic and optoelectronic devices are an attractive way to achieve compact and efficient cooling. It can lower the cost of fabrication and packaging, and can selectively cool individual key devices instead of the whole chip. However, the thermoelectric figure of merit (ZT) is quite low for most of the semiconductors used in microelectronics and optoelectronics. This makes it difficult to get high cooling performance. Recently heterostructure thermionic and superlattice coolers have been proposed, and theoretical calculations show that large improvements in ZT can be achieved and efficient refrigeration becomes possible with coolers made of conventional semiconductor materials.^{1–8}

More recently, a factor of seven enhancement of ZT relative to bulk Si was measured for a Si/Ge superlattice.⁹ SiGe/Si superlattice coolers have also been demonstrated with a maximum cooling of 7.2 K at 150 °C.^{10,11} Due to the larger lattice constant of germanium compared to silicon (4.2%), Ge and SiGe grown on silicon are compressively strained, thus buffer layers are required for thick Si/Ge and SiGe/Si superlattice layers. This increases the cost of material growth and the complexity of integration with Si-based devices. By adding a small amount of carbon into the SiGe material system, strain can be adjusted due to the small lat-

tice constant of carbon. By properly selecting the Ge and C ratio, SiGeC can be lattice matched to silicon, and thick SiGeC or SiGeC/Si superlattice can be directly grown on Si without strain. Furthermore, while most of the band offset between SiGeC and Si lies in the valence band, its conduction band offset is larger than that between SiGe and Si.^{12,13} This makes it possible to use thermionic emission to enhance the TE cooling for both *n*- and *p*-type SiGeC/Si materials.^{1–4} In this letter, we report the experimental results on SiGeC/Si superlattice microcoolers. Superlattice structures can improve the cooler performance by reducing the thermal conductivity between the hot and the cold junctions^{14,15} and by selective emission of hot carriers above the barrier layers in the thermionic emission process. Si-based microelectronic devices can be monolithically integrated with these coolers to achieve better performance and reliability.

The SiGeC/Si superlattice sample was grown in a Perkin–Elmer Si molecular beam epitaxy (MBE) system capable of codepositing Si, Ge, and C onto 5 in. Si substrates. Solid Si, Ge, and C were evaporated through the use of e-beam sources controlled by electron impact emission sensors (Si, Ge) and by monitoring atomic mass unit 36 (C₃) with a quadrupole mass spectrometer (C). Prior to loading into the MBE system, 125 mm diameter, (001)-oriented Si substrate, doped to $<0.005\ \Omega\text{cm}$ with As, was stripped using 5% hydrogen fluoride. After rinsing with deionized water, the wafer was loaded in the MBE chamber. In order to remove any remaining oxide and to prepare the sample for epitaxial growth, the substrate was heated to 850 °C and exposed to a 0.1 Å/s Si flux for 30 s.

The structure consisted of a 2 μm thick Si_{0.89}Ge_{0.10}C_{0.01}/Si superlattice (100 periods, each sublayer

^{a)}Electronic mail: fan@opto.ucsb.edu




FIG. 1. Cross sectional transmission electron microscopy image of the MBE grown SiGeC/Si superlattice cooler sample. The top is 100 nm Si cap layer; the middle is 2 μm superlattice of $100 \times (10 \text{ nm Si}_{0.89}\text{Ge}_{0.10}\text{C}_{0.01}/10 \text{ nm Si})$; the bottom is the Si substrate. An enlarged superlattice image is shown on the right-hand side.

10 nm in thickness) grown at 500 $^{\circ}\text{C}$, lattice matched to the Si substrate. The superlattice was doped with Sb to approximately $2 \times 10^{19} \text{ cm}^{-3}$. Finally, the sample was capped with 100 nm Si:Sb, grown at 460 $^{\circ}\text{C}$ and doped to approximately $1 \times 10^{20} \text{ cm}^{-3}$. A cross sectional transmission electron microscopy image of a grown SiGeC/Si superlattice cooler sample is shown in Fig. 1.

The thermal conductivity is a key parameter for thermoelectric materials. The TE device performance increases with a decrease in thermal conductivity. Thin films and nanostructures have been used to reduce the thermal conductivity via acoustical phonon confinement and interface scattering.¹⁴⁻¹⁷ The 3ω method was used to measure the cross-plane thermal conductivity of the $\text{Si}_{0.89}\text{Ge}_{0.10}\text{C}_{0.01}/\text{Si}$ superlattice.¹⁸ The result is 0.085 W/cmK, which is over one order lower than that of Si (1.5 W/cmK).

The processing of SiGeC/Si microcoolers is compatible with an integrated circuit fabrication process. The schematic diagram of the cooler device structure is shown in Fig. 2. Microcoolers were thermally isolated by dry etching mesa structures down to the n^+ Si substrate. Metallization was made on the mesa and the Si substrate for cathode and anode contacts, respectively. The main part of the cooler structure is the 2 μm thick superlattice. Its low electrical resistance requires low contact resistance for optimum device performance.¹⁹ Ti/Al metallization was used for ohmic contact. This was followed by annealing at 450 $^{\circ}\text{C}$ for 5 s. Spe-




FIG. 2. Schematic diagram of SiGeC/Si microcoolers (not to scale).




FIG. 3. Measured cooling for various SiGeC/Si cooler sizes at 25 $^{\circ}\text{C}$ heat sink temperature. The cooler sizes are $40 \times 40 \mu\text{m}^2$, $50 \times 50 \mu\text{m}^2$, $60 \times 60 \mu\text{m}^2$, $70 \times 70 \mu\text{m}^2$, and $100 \times 100 \mu\text{m}^2$.

cific contact resistivity of $1.5 \times 10^{-7} \Omega \text{ cm}^2$ was measured by transfer length method.

SiGeC/Si superlattice microcoolers with various mesa sizes ranging from 40×40 to $100 \times 100 \mu\text{m}^2$ were fabricated on one wafer. They were tested on a temperature-controlled heat sink, which was set at a constant temperature during device testing. Device cooling was measured with micro thermocouples on top of the device and was relative to the values at zero current. Figure 3 displays the measured cooling on top of the devices as a function of current with the heat sink at 25 $^{\circ}\text{C}$. 2.8 K cooling was obtained for the $40 \times 40 \mu\text{m}^2$ devices. The test results show that the maximum cooling temperature increases as the device size decreases. This cannot be explained with ideal thermoelectric or thermionic models, and is due to the three-dimensional nature of current and heat spreading in the substrate. The Si substrate of the cooler devices is 500 μm thick and its thermal resistance for the micro devices is about inversely proportional to the square root of the device area. On the other hand, the thermal resistance of the SiGeC/Si superlattice layer is inversely proportional to the device area. This different size dependence makes the effect of the nonideal heat sink smaller for smaller size devices.

For comparison, Si microcoolers were fabricated on n^+ Si substrates with similar device structure and processing. The results of the $40 \times 40 \mu\text{m}^2$ Si devices are shown in Fig. 4 along with those of the SiGeC/Si superlattice coolers of the same size. Over three-fold improvement in maximum cooling is observed for SiGeC/Si superlattice coolers over Si ones.

SiGe is a good TE material for high temperature applications.²⁰ The SiGeC/Si microcoolers also show better performance at higher temperatures. Figure 5 shows the measured cooling for $50 \times 50 \mu\text{m}^2$ SiGeC/Si microcoolers at various heat sink temperatures. The maximum cooling increases from 2.5 K at 25 $^{\circ}\text{C}$ to 6.9 K at 100 $^{\circ}\text{C}$.

The maximum cooling power density is given by

$$Q = \kappa(\Delta T_{\text{max}} - \Delta T)/d,$$

where κ and d are the thermal conductivity and the thickness




FIG. 4. Measured cooling for $40 \times 40 \mu\text{m}^2$ SiGeC/Si and Si coolers at 25°C heat sink temperature.

of the superlattice, while ΔT_{max} and ΔT are the maximum and actual cooling temperature across the superlattice. At zero ΔT , the coolers have the largest cooling power. Since the majority of the cooling happens over the $2 \mu\text{m}$ SiGeC/Si superlattice layer, several degrees of cooling corresponds to maximum cooling power densities on the order of 1000 W/cm^2 at zero temperature difference.

The maximum cooling temperature of the SiGeC/Si superlattice microcoolers is limited by the contact resistance, Joule heating and heat conduction from the metal wire connected to the cold junction of the cooler, and the low ZT of the Si substrate. These can be solved by increasing the su-




FIG. 5. Measured cooling for $50 \times 50 \mu\text{m}^2$ SiGeC/Si coolers at various heat sink temperatures.

perlattice thickness, making n -type and p -type cooler arrays and substrate removal, respectively. Fundamentally, the cooler performance is determined by the TE ZT of the cooler materials. A superlattice gives more freedom in material engineering both electrically and thermally, and enables one to enhance the thermoelectric cooling by thermionic emission,¹⁻⁴ quantum confinement,^{5,6} carrier pocket engineering,^{7,8} and phonon engineering.^{16,17} The structure and doping of the SiGeC/Si superlattice studied here have not been optimized yet. With optimized material and device design and packaging, cooling up to tens of degrees is possible. Furthermore, SiGeC/Si superlattices can be lattice matched to Si, and SiGeC/Si microcoolers can be monolithically integrated with Si-based devices to achieve compact and efficient localized cooling.

In summary, a lattice matched SiGeC/Si superlattice was grown on Si by MBE and SiGeC/Si superlattice microcoolers were demonstrated. Cooling by as much as 2.8 and 6.9 K was measured at heat sink temperatures of 25°C and 100°C , respectively, corresponding to maximum cooling power densities on the order of 1000 W/cm^2 .

This work is supported by DARPA HERETIC program and the Army Research Office.

- ¹A. Shakouri and J. E. Bowers, Appl. Phys. Lett. **71**, 1234 (1997).
- ²A. Shakouri, C. LaBounty, P. Abraham, J. Piprek, and J. E. Bowers, Mater. Res. Soc. Symp. Proc. **545**, 449 (1999).
- ³G. D. Mahan and L. M. Woods, Phys. Rev. Lett. **80**, 4016 (1998).
- ⁴C. B. Vining and G. C. Mahan, J. Appl. Phys. **86**, 6852 (1999).
- ⁵L. D. Hicks and M. S. Dresselhaus, Phys. Rev. B **47**, 12727 (1993).
- ⁶L. D. Hicks, T. C. Harman, and M. S. Dresselhaus, Appl. Phys. Lett. **63**, 3230 (1993).
- ⁷T. Koga, X. Sun, S. B. Cronin, and M. S. Dresselhaus, Appl. Phys. Lett. **73**, 2950 (1998).
- ⁸T. Koga, X. Sun, S. B. Cronin, and M. S. Dresselhaus, Appl. Phys. Lett. **75**, 2438 (1999).
- ⁹T. Koga, S. B. Cronin, and M. S. Dresselhaus, Appl. Phys. Lett. **77**, 1490 (2000).
- ¹⁰X. Fan, G. Zeng, E. Croke, G. Robinson, C. LaBounty, A. Shakouri, and J. E. Bowers, Phys. Low-Dimens. Semicond. Struct. **5**, 1 (2000).
- ¹¹G. Zeng, A. Shakouri, C. LaBounty, G. Robinson, E. Croke, P. Abraham, X. Fan, H. Reese, and J. E. Bowers, Electron. Lett. **35**, 2146 (1999).
- ¹²H. J. Osten, J. Appl. Phys. **84**, 2716 (1998).
- ¹³B. L. Stein, E. T. Yu, E. T. Croke, A. T. Hunter, T. Laursen, A. E. Bair, J. W. Mayer, and C. C. Ahn, Appl. Phys. Lett. **70**, 3413 (1997).
- ¹⁴S. M. Lee, D. G. Cahill, and R. Venkatasubramanian, Appl. Phys. Lett. **70**, 2957 (1997).
- ¹⁵R. Venkatasubramanian, Phys. Rev. B **61**, 3091 (2000).
- ¹⁶A. Balandin, A. Khitun, J. L. Liu, K. L. Wang, T. Borca-Tasciuc, and G. Chen, in The 18th International Conference on Thermoelectrics: ICT Symposia Proceedings, Baltimore, Maryland, 29 August–2 September 1999, p. 189.
- ¹⁷G. Chen, T. Zeng, T. Borca-Tasciuc, and D. Song, Mater. Sci. Eng., A **292**, 155 (2000).
- ¹⁸D. G. Cahill, Rev. Sci. Instrum. **61**, 802 (1990).
- ¹⁹C. LaBounty, A. Shakouri, G. Robinson, P. Abraham, and J. E. Bowers, in The 18th International Conference on Thermoelectrics: ICT Symposia Proceedings, Baltimore, Maryland, 29 August–2 September 1999, p. 23.
- ²⁰C. B. Vining, J. Appl. Phys. **69**, 331 (1991).