A Caltech Library Service

Low-Energy Asynchronous Memory Design

Tierno, Jose A. and Martin, Alain J. (1994) Low-Energy Asynchronous Memory Design. Computer Science Technical Reports, California Institute of Technology , Pasadena, CA. (Unpublished)

Postscript - Submitted Version
See Usage Policy.

PDF - Submitted Version
See Usage Policy.


Use this Persistent URL to link to this item:


We introduce the concept of energy per operation as a measure of performance of an asynchronous circuit. We show how to model energy consumption based on the high-level language specification. This model is independent of voltage and timing considerations. We apply this model to memory design. We show first how to dimension a memory array, and how to break up this memory array into smaller arrays to minimize the energy per access. We then show how to use cache memory and pre-fetch mechanisms to further reduce energy per access.

Item Type:Report or Paper (Technical Report)
Additional Information:© 1994 California Institute of Technology. The research described in this paper was sponsored by the Advanced Research Projects Agency ARPA Order number 6202 and monitored by the Office of Naval Research under contract number N00014-87-K-0745.
Group:Computer Science Technical Reports
Funding AgencyGrant Number
Advanced Research Projects Agency (ARPA)6202
Office of Naval Research (ONR)N00014-87-K-0745
Subject Keywords:Low energy; low power; asynchronous design; memory design
Series Name:Computer Science Technical Reports
Record Number:CaltechCSTR:1994.cs-tr-94-21
Persistent URL:
Usage Policy:You are granted permission for individual, educational, research and non-commercial reproduction, distribution, display and performance of this work in any format.
ID Code:26875
Deposited By: Imported from CaltechCSTR
Deposited On:14 May 2001
Last Modified:03 Oct 2019 03:18

Repository Staff Only: item control page