A Caltech Library Service

Speed and Energy Performance of an Asynchronous MIPS R3000 Microprocessor

Martin, Alain J. and Nyström, Mika and Penzes, Paul and Wong, Catherine (2001) Speed and Energy Performance of an Asynchronous MIPS R3000 Microprocessor. California Institute of Technology , Pasadena, CA. (Unpublished)

[img] PDF - Submitted Version
See Usage Policy.

Postscript - Submitted Version
See Usage Policy.


Use this Persistent URL to link to this item:


This paper presents the speed and energy figures for an asynchronous implementation of a MIPS R3000 microprocessor. The design is almost entirely QDI and introduces a new fine-grained pipeline. The performance figures show that this design is four times as efficient as equivalent clocked designs and that its cycle time in FO4 units compares to that of high-performance dynamic pipelines.

Item Type:Report or Paper (Technical Report)
Additional Information:© 2001 California Institute of Technology. The research described in this paper was sponsored by the Defense Advanced Research Projects Agency and monitored by the Air Force under contract F29601-00-K-0184.
Group:Computer Science Technical Reports
Funding AgencyGrant Number
Defense Advanced Research Projects Agency (DARPA)UNSPECIFIED
Air Force Office of Scientific Research (AFOSR)F29601-00-K-0184
Subject Keywords:asynchronous VLSI, MIPS microprocessor, quasi delay-insensitive, energy-efficient, test results, asynchronous microprocessor
Record Number:CaltechCSTR:2001.012
Persistent URL:
Usage Policy:You are granted permission for individual, educational, research and non-commercial reproduction, distribution, display and performance of this work in any format.
ID Code:27033
Deposited By: Imported from CaltechCSTR
Deposited On:25 Sep 2002
Last Modified:13 Jul 2020 18:08

Repository Staff Only: item control page