Johannsen, Dave (1978) Hierarchical power routing. Computer Science Technical Memorandum, 1978.2069. California Institute of Technology , Pasadena, CA. (Unpublished) https://resolver.caltech.edu/CaltechCSTR:1978.2069-tr-78
![[img]](https://authors.library.caltech.edu/style/images/fileicons/application_pdf.png)
|
PDF
- Submitted Version
See Usage Policy. 3MB |
Use this Persistent URL to link to this item: https://resolver.caltech.edu/CaltechCSTR:1978.2069-tr-78
Abstract
Advances in LSI technology allow the system designer to implement large amounts of processing capability on a single silicon chip. It will soon be possible to construct a large number of processing elements on these chips. How will the system designer organize these processing elements? Hierarchically designed array or tree machines arc two possible alternatives. This paper provides a background for study of array and tree machines by examining how to supply power to an array of processing elements.
| Item Type: | Report or Paper (Technical Report) |
|---|---|
| Additional Information: | Series numbering on title page: MEMO 2069 |
| Group: | Computer Science Technical Reports |
| Series Name: | Computer Science Technical Memorandum |
| Issue or Number: | 1978.2069 |
| DOI: | 10.7907/Z94F1NP4 |
| Record Number: | CaltechCSTR:1978.2069-tr-78 |
| Persistent URL: | https://resolver.caltech.edu/CaltechCSTR:1978.2069-tr-78 |
| Usage Policy: | You are granted permission for individual, educational, research and non-commercial reproduction, distribution, display and performance of this work in any format. |
| ID Code: | 27099 |
| Collection: | CaltechCSTR |
| Deposited By: | Imported from CaltechCSTR |
| Deposited On: | 18 Jul 2008 |
| Last Modified: | 03 Oct 2019 03:20 |
Repository Staff Only: item control page
