CaltechAUTHORS
  A Caltech Library Service

RIOT: a simple graphical assembly tool

Trimberger, Stephen and Rowson, Jim (1982) RIOT: a simple graphical assembly tool. California Institute of Technology , Pasadena, CA. (Unpublished) https://resolver.caltech.edu/CaltechAUTHORS:20120423-110517168

[img]
Preview
PDF
See Usage Policy.

2MB

Use this Persistent URL to link to this item: https://resolver.caltech.edu/CaltechAUTHORS:20120423-110517168

Abstract

Errors in the chip assembly process are harder to find than errors in cell design, since they belong to no specific part of the design, but rather to the assembly as a whole. Assembly errors are more costly than call design errors also, since they often go unnoticed until late in the design cycle. Interactive graphic tools typically require that assembly be done with primitive graphical operations, which are inappropriate far the assembly task. Language-based tools give more powerful assembly operations, but remove the two dimensional view of the chip necessary to visualize many assembly operations. Riot is a simple Interactive graphical tool designed to facilitate the assembly of cells into integrated systems. Riot supplies the user with primitive operations of connection -- abutment, routing and stretching - in an interactive graphic environment. Thus, the designer retains full control of the design, including the assignment of positions to instances of cells and the choice of connection mechanism. The computer takes care of the tedious and exacting implementation detail, guaranteeing that connections are actually made. The powerful connection primitives give the user of Riot the ability to quickly assemble a custom chip from a collection of low-level cells. This document provides a discussion of the motivation for Riot and a description of the Riot chip assembly system, its capabilities and its use.


Item Type:Report or Paper (Technical Report)
Alternate Title:A Simple Graphical Chip Assembly Tool
Group:Computer Science Technical Reports
Subject Keywords:Computer aided design; integrated circuits; interactive graphics; symbolic layout; stick diagrams; stretchable cells; routing; chip assembly; composition tools.
Other Numbering System:
Other Numbering System NameOther Numbering System ID
Computer Science Technical Memorandum5004
Record Number:CaltechAUTHORS:20120423-110517168
Persistent URL:https://resolver.caltech.edu/CaltechAUTHORS:20120423-110517168
Usage Policy:No commercial reproduction, distribution, display or performance rights in this work are provided.
ID Code:30256
Collection:CaltechCSTR
Deposited By:INVALID USER
Deposited On:02 May 2012 17:42
Last Modified:03 Oct 2019 03:48

Repository Staff Only: item control page