Buckwalter, James and Hajimiri, Ali (2004) A 10Gb/s data-dependent jitter equalizer. In: IEEE Custom Integrated Circuits Conference, 2004, Orlando, FL, 3-6 October 2004. IEEE , Piscataway, NJ, pp. 39-42. ISBN 0-7803-8495-4. https://resolver.caltech.edu/CaltechAUTHORS:BUCcicc04
![]()
|
PDF
See Usage Policy. 574kB |
Use this Persistent URL to link to this item: https://resolver.caltech.edu/CaltechAUTHORS:BUCcicc04
Abstract
An equalization circuit is presented that reduces data-dependent jitter by aligning data transition deviations. This paper presents an analytic solution to data-dependent jitter and demonstrates its impact on the phase noise of the recovered clock. A data-dependent jitter equalizer is presented that compensates for impairment of the channel and lowers the phase noise of the recovered clock. The circuit is implemented in a SiGe BiCMOS process and operates at 10 Gb/s. It suppresses phase noise resulting from data-dependent jitter by 10 dB.
Item Type: | Book Section | ||||||
---|---|---|---|---|---|---|---|
Related URLs: |
| ||||||
ORCID: |
| ||||||
Additional Information: | © Copyright 2004 IEEE. Reprinted with permission | ||||||
Subject Keywords: | BiCMOS integrated circuits, equalisers, phase noise, synchronisation, timing jitter | ||||||
Record Number: | CaltechAUTHORS:BUCcicc04 | ||||||
Persistent URL: | https://resolver.caltech.edu/CaltechAUTHORS:BUCcicc04 | ||||||
Usage Policy: | No commercial reproduction, distribution, display or performance rights in this work are provided. | ||||||
ID Code: | 3158 | ||||||
Collection: | CaltechAUTHORS | ||||||
Deposited By: | Archive Administrator | ||||||
Deposited On: | 17 May 2006 | ||||||
Last Modified: | 09 Mar 2020 13:18 |
Repository Staff Only: item control page