CaltechAUTHORS
  A Caltech Library Service

Analysis and equalization of data-dependent jitter

Buckwalter, James F. and Hajimiri, Ali (2006) Analysis and equalization of data-dependent jitter. IEEE Journal of Solid-State Circuits, 41 (3). pp. 607-620. ISSN 0018-9200. https://resolver.caltech.edu/CaltechAUTHORS:BUCieeejssc06a

[img]
Preview
PDF
See Usage Policy.

1775Kb

Use this Persistent URL to link to this item: https://resolver.caltech.edu/CaltechAUTHORS:BUCieeejssc06a

Abstract

Data-dependent jitter limits the bit-error rate (BER) performance of broadband communication systems and aggravates synchronization in phase- and delay-locked loops used for data recovery. A method for calculating the data-dependent jitter in broadband systems from the pulse response is discussed. The impact of jitter on conventional clock and data recovery circuits is studied in the time and frequency domain. The deterministic nature of data-dependent jitter suggests equalization techniques suitable for high-speed circuits. Two equalizer circuit implementations are presented. The first is a SiGe clock and data recovery circuit modified to incorporate a deterministic jitter equalizer. This circuit demonstrates the reduction of jitter in the recovered clock. The second circuit is a MOS implementation of a jitter equalizer with independent control of the rising and falling edge timing. This equalizer demonstrates improvement of the timing margins that achieve 10/sup -12/ BER from 30 to 52 ps at 10 Gb/s.


Item Type:Article
Additional Information:© Copyright 2006 IEEE. Reprinted with permission Manuscript received June 30, 2005; revised October 24, 2005. [2006-02-27] This work was supported by the National Science Foundation and an IBM Ph.D. Fellowship. The authors would like to thank B. Analui at Caltech for helpful discussions. They also appreciate the support of IBM Research at Yorktown Heights, NY, for providing foundry access. Additionally, the authors thank the Rogers Corporation for the generous donation of duroid.
Subject Keywords:Data-dependent jitter, equalizer, jitter, timing circuits
Issue or Number:3
Record Number:CaltechAUTHORS:BUCieeejssc06a
Persistent URL:https://resolver.caltech.edu/CaltechAUTHORS:BUCieeejssc06a
Alternative URL:http://dx.doi.org/10.1109/JSSC.2005.864119
Usage Policy:No commercial reproduction, distribution, display or performance rights in this work are provided.
ID Code:3159
Collection:CaltechAUTHORS
Deposited By: Archive Administrator
Deposited On:17 May 2006
Last Modified:02 Oct 2019 23:00

Repository Staff Only: item control page