CaltechAUTHORS
  A Caltech Library Service

A 24-Gb/s Double-Sampling Receiver for Ultra-Low-Power Optical Communication

Nazari, Meisam Honarvar and Emami-Neyestanak, Azita (2013) A 24-Gb/s Double-Sampling Receiver for Ultra-Low-Power Optical Communication. IEEE Journal of Solid-State Circuits, 48 (2). pp. 344-357. ISSN 0018-9200. doi:10.1109/JSSC.2012.2227612. https://resolver.caltech.edu/CaltechAUTHORS:20130401-143245883

Full text is not posted in this repository. Consult Related URLs below.

Use this Persistent URL to link to this item: https://resolver.caltech.edu/CaltechAUTHORS:20130401-143245883

Abstract

This paper describes a dense, high-speed, and low-power CMOS optical receiver implemented in a 65-nm CMOS technology. High data rate is achieved using an RC double-sampling front-end and a novel dynamic offset-modulation technique. The low-voltage double-sampling technique provides high power efficiency by avoiding linear high-gain elements conventionally employed in transimpedance-amplifier (TIA) receivers. In addition, the demultiplexed output of the receiver helps save power in the following digital blocks. The receiver functionality was validated by electrical and optical measurements. The receiver achieves up to 24 Gb/s data rate with better than 160-μA current sensitivity in an experiment performed by a photodiode current emulator embedded on-chip. Optical measurements performed by a 1550-nm wire-bonded photodiode show better than - 4.7-dBm optical sensitivity at 24 Gb/s. The receiver offers peak power efficiency of 0.36 pJ/b at 20 Gb/s from a 1.2-V supply and occupies less than 0.0028 mm^2 silicon area.


Item Type:Article
Related URLs:
URLURL TypeDescription
http://dx.doi.org/10.1109/JSSC.2012.2227612DOIUNSPECIFIED
http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6387330PublisherUNSPECIFIED
ORCID:
AuthorORCID
Emami-Neyestanak, Azita0000-0003-2608-9691
Additional Information:© 2012 IEEE. Manuscript received June 20, 2012; revised August 28, 2012; accepted October 24, 2012. Date of publication December 20, 2012; date of current version January 24, 2013. This paper was approved by Associate Editor Anthony Chan Carusone.
Subject Keywords:Demultiplexing; double-sampling; dynamic offset modulation; low-power; optical interconnects; optical receiver
Other Numbering System:
Other Numbering System NameOther Numbering System ID
INSPEC Accession Number13251810
Issue or Number:2
DOI:10.1109/JSSC.2012.2227612
Record Number:CaltechAUTHORS:20130401-143245883
Persistent URL:https://resolver.caltech.edu/CaltechAUTHORS:20130401-143245883
Official Citation:Nazari, M.H.; Emami-Neyestanak, A., "A 24-Gb/s Double-Sampling Receiver for Ultra-Low-Power Optical Communication," Solid-State Circuits, IEEE Journal of , vol.48, no.2, pp.344,357, Feb. 2013 doi: 10.1109/JSSC.2012.2227612
Usage Policy:No commercial reproduction, distribution, display or performance rights in this work are provided.
ID Code:37707
Collection:CaltechAUTHORS
Deposited By: Tony Diaz
Deposited On:04 Apr 2013 23:42
Last Modified:09 Nov 2021 23:30

Repository Staff Only: item control page