Guan, Xiang and Hashemi, Hossein and Hajimiri, Ali (2004) A Fully Integrated 24-GHz Eight-Element Phased-Array Receiver in Silicon. IEEE Journal of Solid-State Circuits, 39 (12). pp. 2311-2320. ISSN 0018-9200. doi:10.1109/JSSC.2004.836339. https://resolver.caltech.edu/CaltechAUTHORS:GUAieeejssc04b
![[img]](https://authors.library.caltech.edu/style/images/fileicons/application_pdf.png)
|
PDF
See Usage Policy. 1MB |
Use this Persistent URL to link to this item: https://resolver.caltech.edu/CaltechAUTHORS:GUAieeejssc04b
Abstract
This paper reports the first fully integrated 24-GHz eight-element phased-array receiver in a SiGe BiCMOS technology. The receiver utilizes a heterodyne topology and the signal combining is performed at an IF of 4.8 GHz. The phase-shifting with 4 bits of resolution is realized at the LO port of the first down-conversion mixer. A ring LC voltage-controlled oscillator (VCO) generates 16 different phases of the LO. An integrated 19.2-GHz frequency synthesizer locks the VCO frequency to a 75-MHz external reference. Each signal path achieves a gain of 43 dB, a noise figure of 7.4 dB, and an IIP3 of -11 dBm. The eight-path array achieves an array gain of 61 dB and a peak-to-null ratio of 20 dB and improves the signal-to-noise ratio at the output by 9 dB.
| Item Type: | Article | ||||||
|---|---|---|---|---|---|---|---|
| Related URLs: |
| ||||||
| ORCID: |
| ||||||
| Additional Information: | “©2004 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.” Manuscript received April 19, 2004; revised July 15, 2004. The authors would like to acknowledge IBM Corporation for chip fabrication. They would also like to thank R. Aparicio, A. Natarajan, A. Komijani, D. Lu, M. Morgan, and Prof. D. Rutledge for valuable technical discussions, N. Wadefalk and A. Shen for their assistance preparing the printed circuit board and microwave package, and R. Chunara for providing the original version of the software for programming the phased-array receiver. | ||||||
| Subject Keywords: | BiCMOS integrated circuits, low-noise amplifiers, phase shifting, phased arrays, receivers, wireless communications | ||||||
| Issue or Number: | 12 | ||||||
| DOI: | 10.1109/JSSC.2004.836339 | ||||||
| Record Number: | CaltechAUTHORS:GUAieeejssc04b | ||||||
| Persistent URL: | https://resolver.caltech.edu/CaltechAUTHORS:GUAieeejssc04b | ||||||
| Usage Policy: | No commercial reproduction, distribution, display or performance rights in this work are provided. | ||||||
| ID Code: | 436 | ||||||
| Collection: | CaltechAUTHORS | ||||||
| Deposited By: | Archive Administrator | ||||||
| Deposited On: | 18 Jun 2005 | ||||||
| Last Modified: | 08 Nov 2021 19:02 |
Repository Staff Only: item control page
