CaltechAUTHORS
  A Caltech Library Service

Phase and amplitude pre-emphasis techniques for low-power serial links

Buckwalter, James F. and Meghelli, Mounir and Friedman, Daniel J. and Hajimiri, Ali (2006) Phase and amplitude pre-emphasis techniques for low-power serial links. IEEE Journal of Solid-State Circuits, 41 (6). pp. 1391-1399. ISSN 0018-9200. http://resolver.caltech.edu/CaltechAUTHORS:BUCieeejssc06c

[img]
Preview
PDF
See Usage Policy.

2881Kb

Use this Persistent URL to link to this item: http://resolver.caltech.edu/CaltechAUTHORS:BUCieeejssc06c

Abstract

A novel approach to equalization of high-speed serial links combines both amplitude pre-emphasis to correct for intersymbol interference and phase pre-emphasis to compensate for deterministic jitter, in particular, data-dependent jitter. Phase pre-emphasis augments the performance of low power transmitters in bandwidth-limited channels. The transmitter circuit is implemented in a 90-nm bulk CMOS process and reduces power consumption by pushing CMOS static logic to the output stage, a 4:1 output multiplexer. The received signal jitter over a cable is reduced from 16.15 ps to 10.29 ps with only phase pre-emphasis at the transmitter. The jitter is reduced by 3.6 ps over an FR-4 backplane interconnect. A transmitter without phase pre-emphasis consumes 18 mW of power at 6Gb/s and 600mVpp output swing, a power budget of 3mW/Gb/s, while a transmitter with phase pre-emphasis consumes 24mW, a budget of 4 mW/Gb/s.


Item Type:Article
Additional Information:© Copyright 2006 IEEE. Reprinted with permission. Manuscript received October 19, 2005; revised February 16, 2006. [Posted online: 2006-05-30] This work was supported by the Maryland Procurement Office under Contract H98230-04-C-0920 and the National Science Foundation. The authors appreciate discussions with Drs. A. Rylyakov, S. Rylov, J. Bulzachelli, S. Gowda, M. Soyuer, and M. Oprysko regarding the direction and implementation of this project.
Subject Keywords:Equalization, high-speed serial links, intersymbol interference (ISI), data-dependent jitter, deterministic jitter, preemphasis, transmitter
Record Number:CaltechAUTHORS:BUCieeejssc06c
Persistent URL:http://resolver.caltech.edu/CaltechAUTHORS:BUCieeejssc06c
Alternative URL:http://dx.doi.org/10.1109/JSSC.2006.874270
Usage Policy:No commercial reproduction, distribution, display or performance rights in this work are provided.
ID Code:4456
Collection:CaltechAUTHORS
Deposited By: Archive Administrator
Deposited On:24 Aug 2006
Last Modified:26 Dec 2012 08:59

Repository Staff Only: item control page