

AN AUTOZEROING AMPLIFIER USING PFET HOT-ELECTRON INJECTION

Paul Hasler, Bradley A. Minch, Chris Diorio, and Carver Mead¹

¹California Institute of Technology
Pasadena, CA 91125
paul@hobiecat.pcmp.caltech.edu

ABSTRACT

We have developed an amplifier which removes its "offset" as a natural part of its operation by modifying the charge on a floating gate. The charge on the floating gate is adapted by a combination of electron tunneling and hot-electron injection, resulting in a nonlinear high-pass filter with a cutoff frequency less than 1 Hz. We show experimental data from this autozeroing amplifier for various input waveforms, and an analytical model which fits the output waveforms. This autozeroing amplifier is a single-input case of a continuous learning circuit.

1. INTRODUCTION

We have developed an amplifier which removes its "offsets" as a natural part of its operation by modifying the charge on a floating gate. Offsets, including drifts due to temperature, are often a difficult problem in designing analog circuits, and it is desirable if not essential to eliminate them. Previous autozeroing techniques have relied on clocking schemes which periodically compute the offset and then subtract it from the input [1].

The approach presented here has several important applications. This autozeroing amplifier is the first known application of hot-electron injection in pFETs. Until now, pFET hot-electron injection has only been considered as a source of MOSFET degradation [2]. This amplifier is a single-input case of a family of continuous learning circuit. The ability to naturally equalize the charge on a floating gate to produce a desired source current makes floating gate MOS circuits, as discussed in [3], more practical. This autozeroing amplifier does not require continuous clocking schemes, which reduces the noise levels.

2. OVERVIEW

Figure 1 shows the autozeroing amplifier. The open loop amplifier consists of a pFET input transistor and an nFET used as a current source. With capacitive feedback, the input signal is amplified by a closed loop gain approximately equal to $-\frac{C_1}{C_2}$. The maximum gain of the amplifier is limited by the open loop gain and the parasitic C_2 due to the floating gate overlap of the drain region. The steady-state output voltage is kept nearly constant by changing the charge on the floating gate; hence, the circuit behaves as a nonlinear high-pass filter with a very long time constant. The complimentary combination of tunneling and injection processes adds or removes electrons from the floating gate as needed at various 'slow' rates.

Two conditions must be satisfied for the circuit to be in equilibrium. First, the current the pFET must equal the

current in the nFET. We define this quiescent source current as I_{s0} . Second, the injection current must equal the tunneling current. We define I_{injo} as the quiescent injection current which must equal I_{tun0} , the quiescent tunneling current, at equilibrium. Since the tunneling and injection currents are much smaller than the source current of the FETs and are charging similar capacitances, the first condition is satisfied much faster than the second condition. The frequency range over which the first condition is satisfied but the second condition is not satisfied is defined to be the operating region of the circuit. The combination of electron tunneling and pFET hot-electron injection applies the appropriate negative feedback to stabilize the output voltage such that the second condition is satisfied.

The steady state output voltage and the cutoff frequency are explicitly set by V_{tun} and the power supply voltage. Increasing V_{tun} increases the tunneling current, which decreases the settling time, but also drops the steady-state voltage since the pFET must have more drain voltage for the injection current to equal the tunneling current. Increasing the power supply voltage increases the steady-state drain to source voltage, thereby increasing the injection current. The larger power supply voltage decreases the tunneling current by decreasing the voltage across the tunneling capacitor, which would increase the settling time and increase the steady state voltage. We present data for the autozeroing amplifier from a $2\mu\text{m}$ *n*-well CMOS process from Orbit. Typical operating values for V_{tun} were between 33V to 40V and for V_{dd} were 6V to 12V. For processes with smaller line widths the typical operating voltages will decrease due to the thinner gate oxide and higher substrate doping.

3. CIRCUIT MODEL OF PFET HOT-ELECTRON INJECTION AND ELECTRON TUNNELING

Before considering the behavior of the autozeroing amplifier, we will review the processes of electron tunneling and hot-electron injection in pFETs. First, we consider electron tunneling. Increasing the voltage on V_{tun} reduces the effective barrier width across the oxide, which increases the probability of the electron tunneling through the barrier. Typical values for V_{tun} are 33V to 40V for a 44nm oxide. As in [4], we approximate the tunneling current for a fixed V_{tun} by

$$I_{tun} = I_{tun0} e^{\frac{\Delta V_{fg}}{V_x}}, \quad (1)$$

where V_x is a tunneling device parameter, and ΔV_{fg} is the change in the floating gate voltage from the quiescent floating gate voltage. A typical value of V_x is 1V for our operating conditions.




Figure 1. Circuit of the autozeroing amplifier using the hot-electron injecting pFET. The ratio of C_2 to C_1 sets the gain of this inverting amplifier. The nFET is a current source and sets the current through the pFET. Steady state occurs when the injection current equals the tunneling current.

Next we consider the modeling of pFET hot-electron injection. Hot-hole impact ionization creates electrons at the drain edge of the depletion region. These secondary electrons travel back into the channel region gaining energy as they go. When their energy exceeds that of the SiO_2 barrier, they can be injected through the oxide to the floating gate. The hole impact ionization current is proportional to the source current, and is an exponential function of the voltage drop from channel to drain. We express this relationship as

$$I_{\text{impact}} = I_s e^{f_1(\Phi_{dc})}. \quad (2)$$

The injection current is proportional to the hole impact ionization current and is an exponential function of the voltage drop from channel to drain. We express this relationship as

$$I_{\text{inj}} = I_{\text{impact}} e^{f_2(\Phi_{dc})}. \quad (3)$$

The injection current is a weak function of the floating gate voltage for a given source current and Φ_{dc} , so we will neglect the dependence for this application.

Figure 2 shows measured injection efficiency for several source currents. Injection efficiency is the ratio of the injection current to source current. The functions f_1 , f_2 are approximately linear over a $1 - 2V$ swing in Φ_{dc} . With this linear approximation we write the hot-electron injection current as

$$I_{\text{inj}} = I_{\text{inj}0} \frac{I_s}{I_{s0}} e^{-\frac{\Delta\Phi_{dc}}{V_{\text{inj}}}}, \quad (4)$$

where V_{inj} is a measurable injection device parameter, and $\Delta\Phi_{dc}$ is the change in Φ_{dc} from the bias level. A typical value for V_{inj} is $250mV$. An increasing input signal will increase the pFET surface potential by capacitive coupling. Increasing the pFET surface potential will increase




Figure 2. Measured data of pFET injection efficiency versus the drain to channel voltage for four source currents. Injection efficiency is the ratio of injection current to source current. At Φ_{dc} equal to $8.2V$, the injection efficiency increases a factor of e for an increase Φ_{dc} of $250mV$.

the source current thereby decreasing Φ_{dc} for a fixed output voltage and lowering the injection efficiency. As in [4], we model the injection current as the α power of the source current.

$$I_{\text{inj}} = I_{\text{inj}0} \left(\frac{I_s}{I_{s0}} \right)^\alpha e^{-\frac{\Delta V_d}{V_{\text{inj}}}}, \quad (5)$$

where I_{s0} is the quiescent source current, V_d is the drain voltage, and α is $1 - \frac{U_T}{V_{\text{inj}}}$. A typical value of α is 0.9, which is consistent with V_{inj} equal to $250mV$.

4. BEHAVIOR OF THE AUTOZERO AMPLIFIER

To model the autozero amplifier, we make two important simplifications. First, the open-loop gain from the floating gate to the output is can be large; a typical open loop gain is 300. To keep the output voltage between the supply rails the floating gate must have small voltage swings; for typical open loop gains, the floating-gate voltage is confined to a $30mV$ swing. Thus we will approximate the floating-gate voltage as a constant. Second, the floating-gate voltage being nearly fixed implies the source current varies only slightly. The quiescent source current (I_{s0}) is set by the nFET current source. We model the injection current as having a source current set at I_{s0} , which from (1) and (5) results in the floating gate current

$$I_{\text{tun}} - I_{\text{inj}} = I_{\text{tun}0} \left(1 - e^{-\frac{\Delta V_{\text{out}}}{V_{\text{inj}}}} \right), \quad (6)$$

where $I_{\text{tun}0} = I_{\text{inj}0}$ for the circuit to be in equilibrium.

By setting the current into the floating gate equal to the current leaving the floating gate, we can model the output voltage of the amplifier, V_{out} , in terms of V_{in} . The total floating-gate current is the sum of the capacitive coupling




Figure 3. Response of autozero amplifiers to an upgoing and downgoing step function. The adaptation in response to an upward step results from electron tunneling; the adaptation in response to a downward step results from pFET hot-electron injection. This amplifier had a gain of 11.2, as seen by comparing the ratio of the output and input steps. We plot the curve fits of the simplified expressions of (12) where either tunneling or injection dominates the restoration process. From the fits, we get τ as 4.3s and I_{tun0} as 50fA. The value of τ can be set as slow as many days.

currents of the input and output terminals plus the tunneling and injection currents. So, we write

$$C_1 \frac{dV_{in}}{dt} + C_2 \frac{dV_{out}}{dt} = -I_{tun0} \left(1 - e^{-\frac{\Delta V_{out}}{V_{inj}}} \right) \quad (7)$$

To solve (7) we make the following change of variables

$$X = e^{\frac{\Delta V_{out}}{V_{inj}}} \quad (8)$$

The resulting equation for X is a linear, first-order differential equation with variable coefficients

$$\tau \frac{dX}{dt} + \frac{\tau A_v X}{V_{inj}} \frac{dV_{in}}{dt} = 1 - X \quad (9)$$

where τ is $\frac{C_2 V_{inj}}{I_{tun0}}$, and A_v is the closed-loop gain of the amplifier, which is $-\frac{C_1}{C_2}$. In the next two sections, we will show the amplifier response to various inputs.

5. RESPONSE TO A VOLTAGE STEP

Consider the output response to a voltage step in the input. Assume the output voltage has initially adapted to its steady-state value ($\Delta V_{out} = 0$). Solving with this initial condition is equivalent to starting the output voltage proportional to the input voltage step times the amplifier gain and tracking the relaxation of the output voltage to the steady-state value. We denote this effective initial condition in the output voltage by $V_{out}(0^+)$. We denote the corresponding initial condition in X by

$$X(0^+) = e^{\frac{V_{out}(0^+)}{V_{inj}}},$$




Figure 4. Response of the autozero amplifier to a 1Hz sinewave superimposed on an upgoing voltage pulse. This autozero voltage amplifier had a closed-loop gain of 11.2.

For a downward input step, $X(0^+)$ is greater than one, and for an upward input step, $X(0^+)$ is less than one. We write the resulting differential equation as

$$\begin{cases} \tau \frac{dX}{dt} = 1 - X \\ X(0) = X(0^+) \end{cases} \quad (10)$$

The solution to this equation in terms of ΔV_{out} is

$$\Delta V_{out}(t) = V_{inj} \ln \left(1 + (X(0^+) - 1) e^{-\frac{t}{\tau}} \right) \quad (11)$$

where $\Delta V_{out} \rightarrow 0$ as $t \rightarrow \infty$.

The circuit has three interesting regions of operation which are approximated by

$$\Delta V_{out} \approx \begin{cases} \Delta V_{out}(0^+) e^{-\frac{t}{\tau}} & X(0^+) \approx 1 \\ \Delta V_{out}(0^+) - \frac{I_{tun0}}{C_2} t & X(0^+) \gg 1 \\ V_{inj} \ln \left(X(0^+) + \frac{t}{\tau} \right) & X(0^+) \ll 1 \end{cases} \quad (12)$$

The first case is when the tunneling nearly equals the injection current. The solution in this region is a familiar exponential decay of a linear system. The second case is when the tunneling current dominates the injection current. The solution in this region is due to the constant tunneling current removing charge from the floating gate. The third case is when the injection current dominates the tunneling current. Figure 2 shows a measured response to an input pulse with curve fits to the regions where either the tunneling or injection current dominates.

6. FREQUENCY DEPENDANT RESPONSE OF THE AUTOZERO AMPLIFIER

If the input changes on a timescale that is much faster than the adaption due to the tunneling and injection processes, then the output is an amplified version of the input signal. Figure 4 shows the response to a 1 Hz sine wave superimposed on an input pulse. The amplifier adapts to the pulse




Figure 5. Output Amplitude vs. Frequency for a sine wave input of 56 mV p-p amplitude.

input, preserving the amplified 1 Hz sine wave. For small signal inputs, we can approximate (7) as

$$\tau A_v \frac{dV_{in}}{dt} + \tau \frac{dV_{out}}{dt} = -\Delta V_{out} \quad (13)$$

where a small signal input is defined as an input that changes the output voltage less than V_{inj} . The resulting transfer function is

$$V_{out}(\omega) = -A_v \frac{\omega\tau}{1 + j\omega\tau} V_{in}(\omega) \quad (14)$$

Figure 5 shows measured output magnitude versus frequency of this amplifier for a 56 mV peak to peak input sine wave.

7. ACKNOWLEDGEMENTS

The work was supported by the Office of Naval Research, the Advanced Research Projects Agency, and the Beckman Foundation.

REFERENCES

- [1] E.A. Vittoz, "Dynamic Analog Techniques", in Y. Tsiividis and P. Antognetti, *Design of MOS VLSI Circuits for Telecommunications*, Prentice Hall, 1985.
- [2] Y. Leblebici and S. M. Kang, *Hot Carrier Reliability of MOS VLSI Circuits*, Kluwer Academic Publisher, 1993.
- [3] B. A. Minch, C. Diorio, P. Hasler, and C. A. Mead, "Translinear Circuits Using Subthreshold Floating-Gate MOS Transistors," to appear in *Analog Integrated Circuits and Signal Processing*, 1996.
- [4] P. Hasler, C. Diorio, B. A. Minch, and C. Mead, "Single Transistor Learning Synapses", *Advances in Neural Information Processing Systems 7*, Morgan Kaufmann Publishers, San Mateo, CA, 1995.