A Caltech Library Service

A Hierarchical Simulator Based on Formal Semantics

Chen, Marina C. and Mead, Carver A. (1983) A Hierarchical Simulator Based on Formal Semantics. In: Third Caltech Conference on Very Large Scale Integration. Computer Science Press , Rockville, Md, pp. 207-223. ISBN 0914894862.

Full text is not posted in this repository.

Use this Persistent URL to link to this item:


Simulation consists of exercising the representation of a design on a general purpose computer. It differs from programming only because the ultimate implementation will be in a different medium, say a VLSI chip. In order for simulation to be in any sense effective, the simulated system must perform the same function as the ultimate implementation. A VLSI chip is a highly concurrent object; the simulation of such a chip amounts to programming a highly concurrent system. It follows that any demonstrably correct simulation technique will be one of the two types: (1) The entire design is represented as an implementation with objects which are abstract models of the medium at the bottom level (e.g. transistor model). The simulation operates on a representation which is a direct image of the fully instantiated implementation in the medium. (2) The design is represented as a hierarchy of implementations. Each level of implementation is constructed of objects which are abstract models of the implementation at the level below it. The simulation operates on a hierarchical representation where each level is refined by the level below it.

Item Type:Book Section
Additional Information:© 1983 Computer Science Press. This work is sponsored by the System Development Foundation.
Funding AgencyGrant Number
System Development FoundationUNSPECIFIED
Record Number:CaltechAUTHORS:20150130-160953426
Persistent URL:
Usage Policy:No commercial reproduction, distribution, display or performance rights in this work are provided.
ID Code:54264
Deposited On:04 Feb 2015 04:17
Last Modified:03 Oct 2019 07:56

Repository Staff Only: item control page