A Caltech Library Service

A Methodology for Hierarchical Simulation and Verification of VLSI Systems

Chen, Marina C. and Mead, Carver (1985) A Methodology for Hierarchical Simulation and Verification of VLSI Systems. In: Methodologies for Computer System Design. Elsevier Science , New York, NY, pp. 165-181. ISBN 0444876871.

Full text is not posted in this repository.

Use this Persistent URL to link to this item:


We present a hierarchical methodology for ensuring functionally correct VLSI designs. This methodology allows (1) a design be decomposed in such a way that more efficient simulation algorithms than those appeared in most one-level simulators can be employed, (2) abstraction of parts of a design may be made to reduce the complexity of the entire design. We first give computation models of VLSI designs. From these models , we derive appropriate algorithms and compare them to illustrate the power of our methodology. Finally we present the method for ensuring correctness of design at each hierarchical level and across different levels.

Item Type:Book Section
Additional Information:© IFIP, 1985.
Record Number:CaltechAUTHORS:20150217-155711452
Persistent URL:
Usage Policy:No commercial reproduction, distribution, display or performance rights in this work are provided.
ID Code:54895
Deposited By: Kristin Buxton
Deposited On:18 Feb 2015 02:57
Last Modified:03 Oct 2019 08:01

Repository Staff Only: item control page