A Caltech Library Service

A notation for designing restoring logic circuitry in CMOS

Rem, Martin and Mead, Carver (1982) A notation for designing restoring logic circuitry in CMOS. Microelectronics Journal, 13 (6). pp. 5-10. ISSN 0026-2692. doi:10.1016/S0026-2692(82)80130-4.

Full text is not posted in this repository. Consult Related URLs below.

Use this Persistent URL to link to this item:


A program notation is introduced together with a technique for translating programs in that notation into transistor diagrams for CMOS integrated circuits. A number of restrictions are imposed on the programs ensuring every circuit thus obtained to be restoring. The program notation caters to hierarchical design. It is shown how the observance of the restrictions can be checked for each level of the hierarchy separately. The techniques discussed in this paper may be viewed as a modest step towards silicon compilation.

Item Type:Article
Related URLs:
URLURL TypeDescription
Additional Information:© 1982 Benn Electronics Publications. The research described in this paper was sponsored by the Defense Advanced Research Projects Agency, ARPA Order Number 3771, and monitored by the Office of Naval Research under contract number N00014-79-C-0597. This paper is an adaptation of a presentation given at the 2nd Caltech Conference on VLSI, which was held in January 1981.
Funding AgencyGrant Number
Defense Advanced Research Project Agency (DARPA)3771
Office of Naval Research (ONR)N00014-79-C-0597
Issue or Number:6
Record Number:CaltechAUTHORS:20150313-133632708
Persistent URL:
Usage Policy:No commercial reproduction, distribution, display or performance rights in this work are provided.
ID Code:55755
Deposited On:13 Mar 2015 20:45
Last Modified:10 Nov 2021 20:49

Repository Staff Only: item control page