Neugebauer, Charles F. and Yariv, Amnon (1992) A Parallel Analog CCD/CMOS Signal Processor. In: Advances in Neural Information Processing Systems 4 (NIPS 1991). Advances in Neural Information Processing Systems. No.4. Morgan Kaufmann , San Mateo, CA, pp. 748-755. ISBN 1-55860-222-4. https://resolver.caltech.edu/CaltechAUTHORS:20160119-165617767
![]() |
PDF
- Published Version
See Usage Policy. 1MB |
Use this Persistent URL to link to this item: https://resolver.caltech.edu/CaltechAUTHORS:20160119-165617767
Abstract
A CCO based signal processing IC that computes a fully parallel single quadrant vector-matrix multiplication has been designed and fabricated with a 2μm CCO/CMOS process. The device incorporates an array of Charge Coupled Devices (CCO) which hold an analog matrix of charge encoding the matrix elements. Input vectors are digital with 1 - 8 bit accuracy.
Item Type: | Book Section | ||||||
---|---|---|---|---|---|---|---|
Related URLs: |
| ||||||
Additional Information: | © 1992 Morgan Kaufmann. This work was supported by a grant from the U.S. Army Center for Signals Warfare. | ||||||
Funders: |
| ||||||
Series Name: | Advances in Neural Information Processing Systems | ||||||
Issue or Number: | 4 | ||||||
Record Number: | CaltechAUTHORS:20160119-165617767 | ||||||
Persistent URL: | https://resolver.caltech.edu/CaltechAUTHORS:20160119-165617767 | ||||||
Usage Policy: | No commercial reproduction, distribution, display or performance rights in this work are provided. | ||||||
ID Code: | 63787 | ||||||
Collection: | CaltechAUTHORS | ||||||
Deposited By: | INVALID USER | ||||||
Deposited On: | 20 Jan 2016 20:48 | ||||||
Last Modified: | 03 Oct 2019 09:31 |
Repository Staff Only: item control page