CaltechAUTHORS
  A Caltech Library Service

Designing a SoC to Control the Next-Generation Space Exploration Flight Science Instruments

Iturbe, Xabier and Keymeulen, Didier and Ozer, Emre and Yiu, Patrick and Berisford, Daniel and Hand, Kevin and Carlson, Robert (2015) Designing a SoC to Control the Next-Generation Space Exploration Flight Science Instruments. In: System-on-Chip Conference (SOCC). IEEE , Piscataway, NJ, pp. 13-18. ISBN 978-1-4673-9093-4. https://resolver.caltech.edu/CaltechAUTHORS:20160217-102735409

Full text is not posted in this repository. Consult Related URLs below.

Use this Persistent URL to link to this item: https://resolver.caltech.edu/CaltechAUTHORS:20160217-102735409

Abstract

SoC technology permits to integrate all the computational power required by next-generation space exploration flight science instruments on a single chip. This paper describes the Xilinx Zynq-based Advanced Processor for space EXploration SoC (APEX-SoC) that has been developed at the Jet Propulsion Laboratory (JPL) in collaboration with ARM. The paper discusses the APEX-SoC architecture and demonstrates its main capabilities when used to control JPL's Compositional InfraRed Imaging Spectrometer (CIRIS). As the CIRIS instrument is intended to explore harsh space environments, the paper also deals with the Radiation Hardened By Design (RHBD) features that have been implemented in the APEX-SoC.


Item Type:Book Section
Related URLs:
URLURL TypeDescription
http://dx.doi.org/10.1109/SOCC.2015.7406899DOIArticle
http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7406899&isnumber=7406870PublisherArticle
ORCID:
AuthorORCID
Hand, Kevin0000-0002-3225-9426
Additional Information:© 2015 by IEEE. The research described in this paper was carried out at the Jet Propulsion Laboratory, California Institute of Technology, under a contract with the National Aeronautics and Space Administration (NASA). Xabier Iturbe is funded by the European Commision's FP7 Marie-Curie International Outgoing Fellowship Program with "Project No. 627579".
Funders:
Funding AgencyGrant Number
NASA/JPL/CaltechUNSPECIFIED
Marie Curie Fellowship627579
Subject Keywords:System-on-Chip, Fault-Tolerance; RHBD; Avionics; High-Performance; Signal Processing
Record Number:CaltechAUTHORS:20160217-102735409
Persistent URL:https://resolver.caltech.edu/CaltechAUTHORS:20160217-102735409
Official Citation:Iturbe, Xabier; Keymeulen, Didier; Ozer, Emre; Yiu, Patrick; Berisford, Daniel; Hand, Kevin; Carlson, Robert, "Designing a SoC to control the next-generation space exploration flight science instruments," in System-on-Chip Conference (SOCC), 2015 28th IEEE International , vol., no., pp.13-18, 8-11 Sept. 2015 doi: 10.1109/SOCC.2015.7406899
Usage Policy:No commercial reproduction, distribution, display or performance rights in this work are provided.
ID Code:64534
Collection:CaltechAUTHORS
Deposited By: Ruth Sustaita
Deposited On:17 Feb 2016 21:52
Last Modified:03 Oct 2019 09:38

Repository Staff Only: item control page