Aparicio, Roberto and Hajimiri, Ali (2002) Capacity limits and matching properties of integrated capacitors. IEEE Journal of Solid-State Circuits, 37 (3). pp. 384-393. ISSN 0018-9200. doi:10.1109/4.987091. https://resolver.caltech.edu/CaltechAUTHORS:APAieeejssc02a
![]()
|
PDF
See Usage Policy. 666kB |
Use this Persistent URL to link to this item: https://resolver.caltech.edu/CaltechAUTHORS:APAieeejssc02a
Abstract
Theoretical limits for the capacitance density of integrated capacitors with combined lateral and vertical field components are derived. These limits are used to investigate the efficiency of various capacitive structures such as lateral flux and quasifractal capacitors. This study leads to two new capacitor structures with high lateral-field efficiencies. These new capacitors demonstrate larger capacities, superior matching properties, tighter tolerances, and higher self-resonance frequencies than the standard horizontal parallel plate and previously reported lateral-field capacitors, while maintaining comparable quality factors. These superior qualities are verified by simulation and experimental results.
Item Type: | Article | ||||||
---|---|---|---|---|---|---|---|
Related URLs: |
| ||||||
ORCID: |
| ||||||
Additional Information: | © Copyright 2002 IEEE. Reprinted with permission. Manuscript received July 23, 2001; revised October 19, 2001. [Posted online: 2002-08-07] The authors would like to thank Conexant Systems, Newport Beach, CA, and, in particular, S. Lloyd, R. Magoon, F. In’tveld, B. Bhattacharyya, J. Yu, and R. Hlavac of the Wireless Communications Division, and M. Racanelli, S. Stetson, and A. Karroy of the Silicon RF Platform Division for their help. The authors would also like to acknowledge I. Aoki, D. Ham, H. Hashemi, S. Kee, S. Koudounas, S. Mandegaran, and H. Wu of the California Institute of Technology for helpful discussions. | ||||||
Subject Keywords: | Analog–digital conversion, calibration, capacitance measurement, capacitors, digital–analog conversion, fractals, integrated circuits, LC tank, passive circuits, resonators, sampled data circuits | ||||||
Issue or Number: | 3 | ||||||
DOI: | 10.1109/4.987091 | ||||||
Record Number: | CaltechAUTHORS:APAieeejssc02a | ||||||
Persistent URL: | https://resolver.caltech.edu/CaltechAUTHORS:APAieeejssc02a | ||||||
Usage Policy: | No commercial reproduction, distribution, display or performance rights in this work are provided. | ||||||
ID Code: | 6776 | ||||||
Collection: | CaltechAUTHORS | ||||||
Deposited By: | Archive Administrator | ||||||
Deposited On: | 21 Dec 2006 | ||||||
Last Modified: | 08 Nov 2021 20:36 |
Repository Staff Only: item control page