Shoaran, Mahsa and Shahshahani, Masoud and Farivar, Masoud and Almajano, Joyel and Shahshahani, Amirhossein and Schmid, Alexandre and Bragin, Anatol and Leblebici, Yusuf and Emami, Azita (2016) A 16-channel 1.1mm^2 implantable seizure control SoC with sub-μW/channel consumption and closed-loop stimulation in 0.18µm CMOS. In: VLSI Circuits Digest of Technical Papers, 2016 Symposium. IEEE , Piscataway, NJ, pp. 1-2. ISBN 978-1-5090-0634-2. https://resolver.caltech.edu/CaltechAUTHORS:20161004-110833478
Full text is not posted in this repository. Consult Related URLs below.
Use this Persistent URL to link to this item: https://resolver.caltech.edu/CaltechAUTHORS:20161004-110833478
Abstract
We present a 16-channel seizure detection system-on-chip (SoC) with 0.92µW/channel power dissipation in a total area of 1.1mm^2 including a closed-loop neural stimulator. A set of four features are extracted from the spatially filtered neural data to achieve a high detection accuracy at minimal hardware cost. The performance is demonstrated by early detection and termination of kainic acid-induced seizures in freely moving rats and by offline evaluation on human intracranial EEG (iEEG) data. Our design improves upon previous works by over 40× reduction in power-area product per channel. This improvement is a key step towards integration of larger arrays with higher spatiotemporal resolution to further boost the detection accuracy.
Item Type: | Book Section | |||||||||
---|---|---|---|---|---|---|---|---|---|---|
Related URLs: |
| |||||||||
ORCID: |
| |||||||||
Additional Information: | © 2016 Institute of Electrical and Electronics Engineers, Inc. Date Added to IEEE Xplore: 22 September 2016. | |||||||||
DOI: | 10.1109/VLSIC.2016.7573557 | |||||||||
Record Number: | CaltechAUTHORS:20161004-110833478 | |||||||||
Persistent URL: | https://resolver.caltech.edu/CaltechAUTHORS:20161004-110833478 | |||||||||
Official Citation: | M. Shoaran et al., "A 16-channel 1.1mm2 implantable seizure control SoC with sub-μW/channel consumption and closed-loop stimulation in 0.18µm CMOS," 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits), Honolulu, HI, USA, 2016, pp. 1-2. doi: 10.1109/VLSIC.2016.7573557 | |||||||||
Usage Policy: | No commercial reproduction, distribution, display or performance rights in this work are provided. | |||||||||
ID Code: | 70815 | |||||||||
Collection: | CaltechAUTHORS | |||||||||
Deposited By: | Ruth Sustaita | |||||||||
Deposited On: | 04 Oct 2016 18:43 | |||||||||
Last Modified: | 15 Sep 2022 18:46 |
Repository Staff Only: item control page