CaltechAUTHORS
  A Caltech Library Service

High-performance computing enables simulations to transform education

Davis, Dan M. and Gottschalk, Thomas D. and Davis, Laurel K. (2007) High-performance computing enables simulations to transform education. In: 2007 Winter Simulation Conference. IEEE , Piscataway, NJ, pp. 2336-2343. ISBN 978-1-4244-1305-8. https://resolver.caltech.edu/CaltechAUTHORS:20161005-171106947

[img] PDF - Published Version
See Usage Policy.

1MB

Use this Persistent URL to link to this item: https://resolver.caltech.edu/CaltechAUTHORS:20161005-171106947

Abstract

This paper presents the case that education in the 21st Century can only measure up to national needs if technologies developed in the simulation community, further enhanced by the power of high performance computing, are harnessed to supplant traditional didactic instruction. The authors cite their professional experiences in simulation, high performance computing and pedagogical studies to support their thesis that this implementation is not only required, it is feasible, supportable and affordable. Surveying and reporting on work in computer-aided education, this paper will discuss the pedagogical imperatives for group learning, risk management and “hero teacher” surrogates, all being optimally delivered with entity level simulations of varying types. Further, experience and research is adduced to support the thesis that effective implementation of this level of simulation is enabled only by, and is largely dependent upon, high performance computing, especially by the ready utility and acceptable costs of Linux clusters.


Item Type:Book Section
Related URLs:
URLURL TypeDescription
http://dx.doi.org/10.1109/WSC.2007.4419873DOIArticle
http://ieeexplore.ieee.org/document/4419873/PublisherArticle
Additional Information:© 2007 IEEE. The authors wish to acknowledge the members of the ISI JESPP team who have contributed to this paper through their efforts and their intellectual stimulation. Much of the success reported here came from the Joint Experimentation on Scalable Parallel Processor project, initiated, directed and funded by the Joint Forces Command and to a very large degree conducted on the compute assets of the Maui High performance Computing Center, ASC-MSRC at Wright Patterson Air Force Base and other members of the High Performance Computing Modernization Program. Some of this material is based on research sponsored by the Air Force Research Laboratory under agreement number FA8750-05-2-0204. The U.S. Government is authorized to reproduce and distribute reprints for Governmental purposes notwithstanding any copyright notation thereon. The views and conclusions contained herein are those of the authors and should not be interpreted as necessarily representing the official policies or endorsements, either expressed or implied, of the Air Force Research Laboratory or the U.S. Government.
Funders:
Funding AgencyGrant Number
Joint Forces CommandUNSPECIFIED
Air Force Research LaboratoryFA8750-05-2-0204
DOI:10.1109/WSC.2007.4419873
Record Number:CaltechAUTHORS:20161005-171106947
Persistent URL:https://resolver.caltech.edu/CaltechAUTHORS:20161005-171106947
Usage Policy:No commercial reproduction, distribution, display or performance rights in this work are provided.
ID Code:70908
Collection:CaltechAUTHORS
Deposited By: Kristin Buxton
Deposited On:06 Oct 2016 03:59
Last Modified:11 Nov 2021 04:37

Repository Staff Only: item control page