Johannsen, Dave (1979) Bristle Blocks: A Silicon Compiler. In: 16th Conference on Design Automation. IEEE , Piscataway, NJ, pp. 310-313. https://resolver.caltech.edu/CaltechAUTHORS:20161107-171209889
![[img]](https://authors.library.caltech.edu/style/images/fileicons/application_pdf.png) |
PDF
- Published Version
See Usage Policy. 239kB |
Use this Persistent URL to link to this item: https://resolver.caltech.edu/CaltechAUTHORS:20161107-171209889
Abstract
Standard LSI Design Automation systems are database management systems that aid the circuit designer by organizing the collection of submodules that comprise a chip. This type of file system usually does not aid in the actual computation of silicon layout, and can hinder a designer with program constraints that have little or nothing to do with silicon constraints. The Bristle Block system is an attempt to create a silicon compiler that will perform the majority of the implementation computation while placing a minimum set of constraints on the designer. The goal of the Bristle Block system is to produce an entire LSI mask set from a single page, high level description of the integrated circuit.
| Item Type: | Book Section | |||||||||
|---|---|---|---|---|---|---|---|---|---|---|
| Related URLs: |
| |||||||||
| Additional Information: | © 1979 IEEE. | |||||||||
| DOI: | 10.1109/DAC.1979.1600125 | |||||||||
| Record Number: | CaltechAUTHORS:20161107-171209889 | |||||||||
| Persistent URL: | https://resolver.caltech.edu/CaltechAUTHORS:20161107-171209889 | |||||||||
| Usage Policy: | No commercial reproduction, distribution, display or performance rights in this work are provided. | |||||||||
| ID Code: | 71793 | |||||||||
| Collection: | CaltechAUTHORS | |||||||||
| Deposited By: | INVALID USER | |||||||||
| Deposited On: | 08 Nov 2016 17:28 | |||||||||
| Last Modified: | 11 Nov 2021 04:51 |
Repository Staff Only: item control page
