A Caltech Library Service

An Integrated Subharmonic Coupled-Oscillator Scheme for a 60-GHz Phased-Array Transmitter

Buckwalter, James F. and Babakhani, Aydin and Komijani, Abbas and Hajimiri, Ali (2006) An Integrated Subharmonic Coupled-Oscillator Scheme for a 60-GHz Phased-Array Transmitter. IEEE Transactions on Microwave Theory and Techniques, 54 (12, Pa). pp. 4271-4280. ISSN 0018-9480. doi:10.1109/TMTT.2006.885581.

PDF - Published Version
See Usage Policy.


Use this Persistent URL to link to this item:


This paper describes the design of an integrated coupled-oscillator array in SiGe for millimeter-wave applications. The design focuses on a scalable radio architecture where multiple dies are tiled to form larger arrays. A 2 × 2 oscillator array for a 60-GHz transmitter is fabricated with integrated power amplifiers and on-chip antennas. To lock between multiple dies, an injection-locking scheme appropriate for wire-bond interconnects is described. The 2 × 2 array demonstrates a 200–MHz locking range and 1 × 4 array formed by two adjacent chips has a 60-MHz locking range. The phase noise of the coupled oscillators is below 100 dBc/Hz at a 1-MHz offset when locked to an external reference. To the best of the authors’ knowledge, this is the highest frequency demonstration of coupled oscillators fabricated in a conventional silicon integrated-circuit process.

Item Type:Article
Related URLs:
URLURL TypeDescription
Hajimiri, Ali0000-0001-6736-8019
Additional Information:© 2006 IEEE. Reprinted with permission. Manuscript received March 28, 2006; revised August 23, 2006. [Posted online: 2006-12-04] The authors acknowledge the support of the Defense Advanced Research Projects Agency (DARPA) Trusted Foundries Program for access to the 8HP technology. Additionally, we thank the Rogers Corporation, Rogers, CT, for the generous donation of the duroid.
Funding AgencyGrant Number
Defense Advanced Research Projects Agency (DARPA)UNSPECIFIED
Subject Keywords:BiCMOS integrated circuits, coupled oscillator, mutual injection locking, phased arrays
Issue or Number:12, Pa
Record Number:CaltechAUTHORS:BUCieeemtt06
Persistent URL:
Usage Policy:No commercial reproduction, distribution, display or performance rights in this work are provided.
ID Code:7273
Deposited By: Archive Administrator
Deposited On:25 Jan 2007
Last Modified:08 Nov 2021 20:40

Repository Staff Only: item control page