CaltechAUTHORS
  A Caltech Library Service

Analysis and Modeling of Advanced PIM Architecture Design Tradeoffs

Upchurch, Ed and Sterling, Thomas and Brockman, Jay (2004) Analysis and Modeling of Advanced PIM Architecture Design Tradeoffs. In: SC '04: Proceedings of the 2004 ACM/IEEE Conference on Supercomputing. IEEE , Piscataway, NJ. ISBN 0-7695-2153-3. https://resolver.caltech.edu/CaltechAUTHORS:20170103-172751346

[img] PDF - Published Version
See Usage Policy.

527kB

Use this Persistent URL to link to this item: https://resolver.caltech.edu/CaltechAUTHORS:20170103-172751346

Abstract

A major trend in high performance computer architecture over the last two decades is the migration of memory in the form of high speed caches onto the microprocessor semiconductor die. Where temporal locality in the computation is high, caches prove very effective at hiding memory access latency and contention for communication resources. However where temporal locality is absent, caches may exhibit low hit rates resulting in poor operational efficiency. Vector computing exploiting pipelined arithmetic units and memory access address this challenge for certain forms of data access patterns, for example involving long contiguous data sets exhibiting high spatial locality. But for many advanced applications for science, technology, and national security at least some data access patterns are not consistent to the restricted forms well handled by either caches or vector processing. An important alternative is the reverse strategy; that of migrating logic in to the main memory (DRAM) and performing those operations directly on the data stored there. Processor in Memory (PIM) architecture has advanced to the point where it may fill this role and provide an important new mechanism for improving performance and efficiency of future supercomputers for a broad range of applications. One important project considering both the role of PIM in supercomputer architecture and the design of such PIM components is the Cray Cascade Project sponsored by the DARPA High Productivity Computing Program. Cascade is a Petaflops scale computer targeted for deployment at the end of the decade that merges the raw speed of an advanced custom vector architecture with the high memory bandwidth processing delivered by an innovative class of PIM architecture. The work represented here was performed under the Cascade project to explore critical design space issues that will determine the value of PIM in supercomputers and contribute to the optimization of its design. But this work also has strong relevance to hybrid systems comprising a combination of conventional microprocessors and advanced PIM based intelligent main memory.


Item Type:Book Section
Related URLs:
URLURL TypeDescription
http://dx.doi.org/10.1109/SC.2004.11DOIArticle
http://ieeexplore.ieee.org/document/1392942/PublisherArticle
Additional Information:© 2004 IEEE. This research was carried out at the Jet Propulsion Laboratory, California Institute of Technology, under a contract with the National Aeronautics and Space Administration. The funding for this research was provided for by the Defense Advanced Research Projects Agency under task order number 15506, under the NASA prime contract number NAS7-1407.
Funders:
Funding AgencyGrant Number
NASA/JPL/CaltechUNSPECIFIED
Defense Advanced Research Projects Agency (DARPA)15506
NASANAS7-1407
DOI:10.1109/SC.2004.11
Record Number:CaltechAUTHORS:20170103-172751346
Persistent URL:https://resolver.caltech.edu/CaltechAUTHORS:20170103-172751346
Usage Policy:No commercial reproduction, distribution, display or performance rights in this work are provided.
ID Code:73194
Collection:CaltechAUTHORS
Deposited By: Kristin Buxton
Deposited On:04 Jan 2017 15:58
Last Modified:11 Nov 2021 05:12

Repository Staff Only: item control page