Agranat, A. and Yariv, A. (1987) Semiparallel microelectronic implementation of neural network models using CCD technology. Electronics Letters, 23 (11). pp. 580-581. ISSN 1350-911X. doi:10.1049/el:19870416. https://resolver.caltech.edu/CaltechAUTHORS:20170713-132442965
![[img]](https://authors.library.caltech.edu/style/images/fileicons/application_pdf.png) |
PDF
- Published Version
See Usage Policy. 313kB |
Use this Persistent URL to link to this item: https://resolver.caltech.edu/CaltechAUTHORS:20170713-132442965
Abstract
A new generic architecture for realising the basic functions of neural networks is described. In the proposed configuration the N × N interconnectivity problem is accomplished by a simultaneous combination of horizontal and vertical shifting of CCD arrays. The proposed devices can be implemented with present-day technologies.
| Item Type: | Article | |||||||||
|---|---|---|---|---|---|---|---|---|---|---|
| Related URLs: |
| |||||||||
| Additional Information: | © 1987 IET. | |||||||||
| Issue or Number: | 11 | |||||||||
| DOI: | 10.1049/el:19870416 | |||||||||
| Record Number: | CaltechAUTHORS:20170713-132442965 | |||||||||
| Persistent URL: | https://resolver.caltech.edu/CaltechAUTHORS:20170713-132442965 | |||||||||
| Official Citation: | Agranat, A.; Yariv, A.: 'Semiparallel microelectronic implementation of neural network models using CCD technology', Electronics Letters, 1987, 23, (11), p. 580-581, DOI: 10.1049/el:19870416 IET Digital Library, http://digital-library.theiet.org/content/journals/10.1049/el_19870416 | |||||||||
| Usage Policy: | No commercial reproduction, distribution, display or performance rights in this work are provided. | |||||||||
| ID Code: | 79087 | |||||||||
| Collection: | CaltechAUTHORS | |||||||||
| Deposited By: | INVALID USER | |||||||||
| Deposited On: | 13 Jul 2017 20:31 | |||||||||
| Last Modified: | 15 Nov 2021 17:45 |
Repository Staff Only: item control page
