CaltechAUTHORS
  A Caltech Library Service

Stash in a Flash

Zuck, Aviad and Li, Yue and Bruck, Jehoshua and Porter, Donald E. and Tsafrir, Dan (2018) Stash in a Flash. In: 16th USENIX Conference on File and Storage Technologies. Advanced Computing Systems Association , pp. 169-185. ISBN 978-1-931971-42-3. https://resolver.caltech.edu/CaltechAUTHORS:20180308-133517936

[img] PDF - Published Version
See Usage Policy.

3765Kb

Use this Persistent URL to link to this item: https://resolver.caltech.edu/CaltechAUTHORS:20180308-133517936

Abstract

Encryption is a useful tool to protect data confidentiality. Yet it is still challenging to hide the very presence of encrypted, secret data from a powerful adversary. This paper presents a new technique to hide data in flash by manipulating the voltage level of pseudo-randomlyselected flash cells to encode two bits (rather than one) in the cell. In this model, we have one “public” bit interpreted using an SLC-style encoding, and extract a private bit using an MLC-style encoding. The locations of cells that encode hidden data is based on a secret key known only to the hiding user. Intuitively, this technique requires that the voltage level in a cell encoding data must be (1) not statistically distinguishable from a cell only storing public data, and (2) the user must be able to reliably read the hidden data from this cell. Our key insight is that there is a wide enough variation in the range of voltage levels in a typical flash device to obscure the presence of fine-grained changes to a small fraction of the cells, and that the variation is wide enough to support reliably re-reading hidden data. We demonstrate that our hidden data and underlying voltage manipulations go undetected by support vector machine based supervised learning which performs similarly to a random guess. The error rates of our scheme are low enough that the data is recoverable months after being stored. Compared to prior work, our technique provides 24x and 50x higher encoding and decoding throughput and doubles the capacity, while being 37x more power efficient.


Item Type:Book Section
Related URLs:
URLURL TypeDescription
https://www.usenix.org/conference/fast18/presentation/zuckPublisherArticle
http://www.paradise.caltech.edu/papers/etr140.pdfAuthorArticle
ORCID:
AuthorORCID
Bruck, Jehoshua0000-0001-8474-0812
Additional Information:© 2018 USENIX. We thank our shepherd and the anonymous reviewers for their insightful comments on earlier drafts of the work. This research was supported by Grant 2014621 from the United States-Israel Binational Science Foundation (BSF), by Grant CNS-1526707 from the United States National Science Foundation (NSF), and VMware. This work was done in part while Porter was at Stony Brook University.
Group:Parallel and Distributed Systems Group
Funders:
Funding AgencyGrant Number
Binational Science Foundation (USA-Israel)2014621
NSFCNS-1526707
Other Numbering System:
Other Numbering System NameOther Numbering System ID
PARADISEetr-140
Record Number:CaltechAUTHORS:20180308-133517936
Persistent URL:https://resolver.caltech.edu/CaltechAUTHORS:20180308-133517936
Usage Policy:No commercial reproduction, distribution, display or performance rights in this work are provided.
ID Code:85207
Collection:CaltechPARADISE
Deposited By: Ruth Sustaita
Deposited On:08 Mar 2018 22:05
Last Modified:22 Nov 2019 09:58

Repository Staff Only: item control page