Synthesis of Embedded Control Systems with High Sampling Frequencies

Javad Lavaei, Somayeh Sojoudi and Richard M. Murray

Abstract—Motivated by current technological advances in the design of real-time embedded systems, this work deals with the digital control of a continuous-time linear time-invariant (LTI) system whose output can be sampled at a high frequency. Since a typical sampled-data controller operating at a high sampling frequency needs heavy (high-precision) computation to alleviate its sensitivity to measurement and computational errors, the objective is to design a robust hybrid controller for high-frequency applications with limited computational power. To this end, we exploit our recent results on delay-based controller design and propose a digital-control scheme that can implement every continuous-time stabilizing (LTI) controller. This robust hybrid controller, which consists of an ideal sampler, a digital controller, a number of modified second-order holds and possibly a unity feedback, can operate at arbitrarily high sampling frequencies without requiring expensive, high-precision computation. We also discuss how to find a continuous-time LTI controller satisfying prescribed design specifications so that its corresponding digital controller requires the least processing time.

I. INTRODUCTION

Since the invention of digital circuits and digital computer, there has been an every-growing interest in the digital control of continuous-time systems. Computer controlled systems have been widely used in a broad range of applications from robotics, autopilot and radar to anti-lock braking systems [1], [2]. A typical digital-control scheme for a continuous-time system is composed of an analog-to-digital converter (sampler), a digital processor and a digital-to-analog converter (hold circuit). This configuration is referred to as sampled-data control system and has been long studied in the literature [3].

Among many problems that have been investigated in the context of sampled-data control systems are stability, robustness, sensitivity and frequency-domain characterization. For instance, the paper [4] introduces a lifting technique to design $H_2$ and $H_{\infty}$ sampled-data controllers. The work [5] tackles the $H_2$ sampled-data control problem using a new frequency response operator. The best achievable tracking performance in sampled-data systems is studied in [6]. The works [7] and [8] tackle the stability and tracking capabilities of sampled-data systems with uncertain and time-varying sampling frequencies.

The current silicon technology has enabled the design of embedded systems operating at very high frequencies [9]. However, the conventional methods for the synthesis of sampled-data control systems require high processing power to cope with numerical issues if the sampling rate is relatively fast. More precisely, increasing the sampling frequency makes the digital controller extremely sensitive to measurement noise and computational round-off errors. Based on our recent result in [10], the present work aims to propose a robust digital-control scheme for continuous-time systems that can be used in two important scenarios: (i) having a high sampling frequency with limited computational power (ii) having a slow processor with jitter and irregular sampling times. Note that the second scenario occurs when the sampling frequency is relatively faster than the slow processing rate and, in addition, the sampling times are prone to delays and irregularities [12]. The main focus of this work will be on the first application (scenario), while the second application can be treated similarly.

In this paper, the sampled-data control of a continuous-time LTI system is studied, where the output of the system is sampled at a high rate. It is shown that every continuous-time stabilizing (LTI) controller can be implemented in a hybrid form consisting of a sampler, a digital processor, some so-called “modified second-order holds” and possibly a unity feedback from the hold circuit to the sampler. This hybrid controller benefits from the fact that the increase of the sampling frequency has a direct influence only on the memory size of the controller, as opposed to its parameters. This property makes the parameters of the controller robust to the sampling rate. Moreover, we show that designing a continuous-time controller whose associated digital controller requires the least processing time amounts to a well-studied control problem.

The rest of the paper is organized as follows. Some preliminaries on conventional sampled-data control systems are provided in Section II and the problem is formulated accordingly. The main results are derived in Section III, which are illustrated with a numerical example in Section IV. Finally, some concluding remarks are given in Section V.

Notation: Throughout this paper, the letters $t$, $\kappa$, $s$, $\omega$ and $z$ denote the continuous-time, discrete-time, Laplace-domain, Fourier-domain and $Z$-domain arguments, respectively. Moreover, time-domain signals are denoted by small letters, while their corresponding frequency/Laplace/$Z$-domain signals are represented by capitalized letters. For a continuous-time signal, say $h(t)$, the following notations are used:

- $h[\kappa]$: A discrete signal obtained from $h(t)$ by sampling.
- $H(s)$: Laplace transform of $h(t)$.
- $H(j\omega)$: Fourier transform of $h(t)$.
II. Preliminaries and Problem Formulation

Consider a linear time-invariant (LTI) system $S$ with the state-space representation
\[
\dot{x}(t) = Ax(t) + Bu(t),
\]
\[
y(t) = Cx(t),
\]
where $x(t) \in \mathbb{R}^n$, $u(t) \in \mathbb{R}^m$ and $y(t) \in \mathbb{R}^r$ denote the state, input and output of the system, respectively. A conventional digital-control scheme for the system $S$, referred to as sampled-data control system, is depicted in Figure 1, which consists of the following components:

- **Sampler**: This part is intended to sample the output of the system $S$ at a pre-specified frequency $f_0$.

- **Digital Controller**: This controller processes the digital signal provided by the sampler.

- **Hold circuit**: This part generates the input of the system $S$ by converting the discrete-time output of the digital controller to a continuous-time signal.

After choosing a sampling frequency and a proper type of hold circuit, the main challenge is to design a digital controller, denoted by $G_d$, for the sampled-data control system in such a way that the closed-loop system satisfies certain design specifications. To this end, three methods have been long studied in the literature:

i) Design a controller $G_d$ for the discrete-time equivalent model of the system $S$.

ii) Design $G_d$ by first finding a continuous-time (finite-dimensional) controller $G$ for the system $S$ and then discretizing it.

iii) Design $G_d$ directly for the time-varying closed-loop system.

With the ongoing technological advances, it is now possible to sample the outputs of many real-world systems at a very high rate $f_0$ on the order of several kilohertz. Although a high sampling rate is desirable for collecting more information from the continuous-time output $y(t)$, a sampled-data controller designed using the aforementioned techniques may suffer from some robustness issues for a relatively large $f_0$.

To illustrate this fact, consider method (ii) and assume that the hold circuit of the sampled-data control system is a zero-order hold. Let $G$ be a given finite-dimensional, continuous-time controller designed for the system $S$, with the state-space representation
\[
\dot{x}_c(t) = A_cx_c(t) + B_cy(t),
\]
\[
u(t) = C_cx_c(t) + D_cy(t).
\]
The digital controller $G_d$ can be taken as the discrete-time equivalent model of $G$ obtained using the step-invariant method, which turns out to be
\[
x_d[k+1] = A_dx_d[k] + B_dy[k],
\]
\[u[k] = C_dx_d[k] + D_dy[k], \quad k = 0, 1, 2, ..., \]
where
\[A_d = e^{hA_c}, \quad B_d = \int_0^h e^{hA_c}dt B_c,
\]
\[C_d = C_c, \quad D_d = D_c, \quad h = \frac{1}{f_0}.
\]
(Instead of the step-invariant method, one can use other existing methods such as the Tustin approximation.) observe that as the sampling period $h$ goes to $0$, $A_d$ and $B_d$ converge to $I$ and 0, respectively. This implies that the convergence is independent of the values of the matrices $A_c$ and $B_c$, which makes the digital controller $G_d$ extremely fragile and sensitive to measurement and numerical round-off errors. By denoting the order of the controller $G$ with $n_c$, it can be argued that this undesirable sensitivity is a consequence of generating the input $u[k]$ in terms of the last $n_c+1$ samples of the output, i.e., $y[k], y[k-1], ..., y[k-n_c]$. More precisely, as $h$ goes to zero, all these samples become indistinguishable and, therefore, performing numerical computations on them leads to a poor implementation. This observation is valid for the aforementioned methods (i) and (iii) as well. A question arises as to whether it is possible to generate $u[\tau]$ in terms of some sufficiently distant samples, namely $y[k-\tau_1], y[k-\tau_2], ..., y[k-\tau_p]$ for some disparate numbers $\tau_1, \tau_2, ..., \tau_p$, and deploy a new type of (fast) hold circuit so that the resulting digital controller becomes satisfactorily robust and easily implementable (note that the idea of using distant output samples is not equivalent to slow sampling). This problem will be addressed here under the assumption that both sampler and hold circuit operate at the same high frequency. The results can be easily generalized to the case when the hold device (or actuator) operates at a slower frequency (or even aperiodically).

III. Control of Embedded Systems

The objective of this section is twofold. First, we show how a given continuous-time controller $G$ can be implemented via a robust hybrid controller consisting of an ideal sampler with an arbitrarily high sampling frequency $f_0$, a digital processor and a modified second-order hold. Then, we investigate how the controller $G$ can be designed in an optimal way so that its hybrid implementation is as simple
as possible. Note that the proofs of the theorems developed next are omitted here due to space restrictions and can be found in [11].

A. Digital Implementation with a High Sampling Rate

Given an LTI continuous-time controller $G$ satisfying some prescribed design specifications, the goal is to implement this controller in the form of the configuration given in Figure 1 with a high sampling rate $f_0$. Assume for now that $G$ is stable and single-input single-output. These assumptions will be removed later in this subsection. In addition, with no loss of generality, suppose that $D_c$ is equal to 0 (because this term corresponds to a direct static feedback from $y(t)$ to $u(t)$ that can be easily implemented). Let $g(t)$ denote the impulse response of the controller $G$. The first step is to approximate the time-domain signal $g(t)$ by a piecewise linear signal with a finite number of breakpoints all belonging to the set $\{0, h, 2h, \ldots\}$. Denote this approximating signal as $\hat{g}(t)$. As an example, an exponentially decaying and oscillatory signal $g(t)$ is approximated by a function $\hat{g}(t)$ in Figure 2, which includes 8 breakpoints $\tau_1 h, \tau_2 h, \ldots, \tau_8 h$ for some integers $\tau_1, \ldots, \tau_8$. It is worth mentioning that the approximating signal $\hat{g}(t)$ need neither be a continuous signal nor overlap with the original signal $g(t)$ at the breakpoints (corners).

Denote the Laplace transforms of $g(t)$ and $\hat{g}(t)$ as $G(s)$ and $\hat{G}(s)$, respectively. It is straightforward to show that $\hat{G}(s)$ can be written as

$$\hat{G}(s) = \sum_{i=1}^{p} \left( \frac{\alpha_i}{s^2} + \frac{\beta_i}{s} \right) e^{-\tau_i h s},$$

for some scalars $\alpha_1, \ldots, \alpha_p, \beta_1, \ldots, \beta_p$, where $\tau_1 h, \ldots, \tau_p h$ denote the breakpoints of the signal $\hat{g}(t)$ in an ascending order. There are two important properties regarding $\hat{G}(s)$ that have been studied in our recent paper [10]:

- Despite the fact that the controller $G(s)$ needs $n_c$ integrators to be implemented, its approximating controller $\hat{G}(s)$ requires only two integrators and $p$ delay blocks.
- The approximating signal $\hat{g}(t)$ can be contrived in such a way that the infinity norm of the error $G(s) - \hat{G}(s)$ becomes less than any prescribed tolerance.

Regarding the second point made above, it is shown in [10] that if $\hat{g}(t)$ overlaps with $g(t)$ at its breakpoints, then the approximation error $\|G(s) - \hat{G}(s)\|_\infty$ satisfies the following inequality:

$$\|G(s) - \hat{G}(s)\|_\infty \leq \sqrt{2} \int_0^{\tau_1 h} |g(t)| dt + \sqrt{2} \int_{\tau_1 h}^{\infty} |g(t)| dt + \sum_{i=1}^{p-1} \max_{t \in [\tau_i h, \tau_{i+1} h]} |g''(t)| \frac{\sqrt{2}(\tau_{i+1} h - \tau_i h)^3}{12},$$

where $g''(t)$ is the second derivative of $g(t)$ and $\| \cdot \|_\infty$ denotes the infinity norm. Given a prescribed maximum error, we discussed in [10] how to find a permissible $\hat{g}(t)$ based on either $g(t)$ directly or its discretized counterpart with the discretization step $h$ (the complexity of finding $\hat{g}(t)$ using the latter method is linear with respect to the number of discrete samples). An analog implementation of the controller $\hat{G}(s)$ is visualized in Figure 3(a), which consists of three blocks as follows:

- Block 1 delays the incoming signal $y(t)$ by $\tau_1 h, \ldots, \tau_p h$ seconds.
- Block 2 performs basic math operations to generate the signals $v_1(t) := \sum_{i=1}^{p} \alpha_i y(t - \tau_i h)$ and $v_2(t) := \sum_{i=1}^{p} \beta_i y(t - \tau_i h)$.
- Block 3 employs two integrators to generate $u(t)$ from $v_1(t)$ and $v_2(t)$.

Definition 1: Define $\hat{G}_d$ to be a hybrid controller with the configuration depicted in Figure 3(b), corresponding to the continuous-time controller $G$.

Notice that $\hat{G}_d$ is obtained from the particular configuration of $\hat{G}$ given in Figure 3(a) using the following steps:

- Block 1 is replaced by an ideal sampler with the sampling frequency $f_0$.
- Block 2 is substituted by a memory capable of storing the last $\tau_p + 1$ samples of $y(t)$ and a simple digital processor for computing $v_1[k] := \sum_{i=1}^{p} \alpha_i y[k - \tau_i]$ and $v_2[k] := \sum_{i=1}^{p} \beta_i y[k - \tau_i]$.
- Block 3 is replaced by two zero-order holds and two integrators. This resulting block can be regarded as a “modified second-order hold” because of its analogy to a standard second-order hold that consists of a conventional digital-to-analog converter and two integrators (analog circuits).
The hybrid controller $\hat{G}_d$ introduced above is indeed a sampled-data controller with an ideal sampler and a modified second-order hold. Recall that the parameters $A_d$ and $B_d$ of a controller $G_d$ obtained using a conventional discretization method converge to $I$ and $0$ as $h$ tends to zero, which makes the controller sensitive to measurement and computational errors. In contrast, the correlation between the parameters $\alpha_1, \ldots, \alpha_p, \beta_1, \ldots, \beta_p$ of the controller $\hat{G}_d$ and the sampling period $h$ is minimal in the sense that the precision of these parameters need not be increased as $h$ goes to zero. Indeed, reducing $h$ mainly affects the memory size, rather than the foregoing coefficients. This key property makes the hybrid controller $\hat{G}_d$ suitable for fast-sampling applications.

We wish to study the error resulting from implementing the continuous-time controller $G$ as the hybrid controller $\hat{G}_d$. To this end, note that although $G$ is time-invariant, its counterpart $\hat{G}_d$ is time-varying. In order to bypass the time-varying nature of this hybrid controller, since the system $S$ acts as a low-pass filter (due to being strictly proper) and the sampling frequency $f_0$ is relatively high, it is reasonable to assume that high-frequency harmonics of the output signal $y(t)$ in the system $S$ under $G$ or $\hat{G}_d$ are negligible. Hence, assume that the output of the system $S$ goes through an ideal low-pass filter $F$ with the cut-off frequency $\omega_0 := \frac{\pi}{f_0}$ before being processed by the controller. Let $F \circ G$ and $F \circ \hat{G}_d$ denote the cascades of the filter $F$ with the controllers $G$ and $\hat{G}_d$, respectively. Define also $\Omega$ as the interval $[\omega_0, \omega_0]$.

**Theorem 1:** The hybrid controller $F \circ \hat{G}_d$ is linear time-invariant with the transfer function

$$F \circ \hat{G}_d(j\omega) = \begin{cases} F \circ G(j\omega) \cdot \left( e^{-j\omega \frac{h}{2}} \sin(\frac{\omega \frac{h}{2}}{\omega_0}) \right) & \omega \in \Omega \\ F \circ G(j\omega) & \omega \notin \Omega. \end{cases}$$

Recall that the approximating controller $G$ can be arbitrarily close to the original controller $G$. On the other hand, Theorem 1 states that the hybrid controller $\hat{G}_d$ behaves differently from its continuous-time counterpart $G$ by a factor $e^{-j\omega \frac{h}{2}} \sin(\frac{\omega \frac{h}{2}}{\omega_0})$ in the Fourier domain if its incoming signal has no harmonics at frequencies greater than $\omega_0$. Notice that as $h$ goes to $0$, the real-valued factor $\frac{\sin(\omega \frac{h}{2})}{\omega_0}$ tends to $1$ and so does the complex-valued factor $e^{-j\omega \frac{h}{2}}$. As a result, $G_d$ is a digital implementation of the original controller $G$. In order to mitigate the effect of the discretization error $e^{-j\omega \frac{h}{2}} \sin(\frac{\omega \frac{h}{2}}{\omega_0})$, let the controller $\hat{G}_d$ be manipulated so that its discrepancy with the original controller $G$ becomes only a multiplicative real-valued factor $\frac{\sin(\omega \frac{h}{2})}{\omega_0}$. To this end, the following procedure can be taken.

**Procedure 1:**

- Approximate $g(t)$ with a piecewise linear function $\hat{g}_d(t)$ in such a way that its breakpoints lie in the set \{ $h, 2h, 3h, \ldots$ \}, as opposed to \{ $0, h, 2h, \ldots$ \}.
- Find the Laplace transform of $\hat{g}_d(t)$ and write it in the form of
  $$\sum_{i=1}^{p} \left( \frac{\alpha_i}{s^2} + \frac{\beta_i}{s} \right) e^{-\left(\tau_i h + \frac{1}{2}\right)s}.$$

![Fig. 4. An equivalent implementation of an unstable controller $G(s)$.](image)

- Define $\tilde{G}_d$ to be the hybrid controller depicted in Figure 3(b), where
  $$v_1[k] := \sum_{i=1}^{p} \alpha_i y[k - \tau_i], \quad v_2[k] := \sum_{i=1}^{p} \beta_i y[k - \tau_i].$$

- The system $F \circ \tilde{G}_d$ is LTI with the transfer function
  $$F \circ \tilde{G}_d(j\omega) = \begin{cases} F \circ \tilde{G}(j\omega) \cdot \left( \frac{\sin(\omega \frac{h}{2})}{\omega_0} \right) & \omega \in \Omega \\ F \circ \tilde{G}(j\omega) & \omega \notin \Omega. \end{cases}$$

The hybrid controller $\tilde{G}_d$ introduced in Procedure 1 is another digital implementation of $G$ which, in comparison to the hybrid controller $\hat{G}_d$, is expected to have less discrepancy with respect to the target controller $G$.

Th results developed so far are based on the assumption that the initial controller $G(s)$ is stable. Now, suppose that this stabilizing controller is not stable itself. Since $G$ stabilizes the system $S$, the pair $(A_c, B_c)$ is stabilizable. Therefore, there exists a matrix gain $L \in \mathbb{R}^{1 \times n_c}$ such that $A_c - B_c L$ is Hurwitz. Define $w(t) := L x_c(t)$ and $e(t) := y(t) + w(t)$. The controller $G$ is equivalent to the feedback configuration given in Figure 4, whose backward path is a unity feedback and whose forward path is a controller $G_c(s)$ with the control law

$$\begin{align*}
\dot{x}_c(t) &= (A_c - B_c L)x_c(t) + B_c e(t), \\
u(t) &= C_c x_c(t), \\
w(t) &= L x_c(t).
\end{align*}$$

It can be observed that the controller $G_c(s)$ with the single input $e(t)$ and the outputs $u(t)$ and $w(t)$ is stable. Now, each of the transfer functions from $e(t)$ to $u(t)$ and $e(t)$ to $w(t)$ can be implemented via its hybrid counterpart explained earlier. Hence, the unstable controller $G(s)$ can be implemented in the sampled-data control scheme depicted in Figure 5(a), which consists of an ideal sampler, a digital controller, two modified second-order holds and a unity feedback. Note that it may not be possible in practice to add the signals $y(t)$ and $w(t)$ before sampling, as suggested in Figure 5(a). As an alternative, the output of the system, i.e. $y(t)$, can be sampled individually and then be added to the samples of the signal $w(t)$ which is already available in the output of the hybrid controller.

So far, the controller $G$ was assumed to be single-input single-output. The generalization to the multi-input multi-output case can be easily carried out in line with the discussion provided in [10]. The details of this important generalization can be found in [11].

**B. Near-Optimal Hybrid Controller Design**

Assume that the system $S$ is strongly stabilizable, meaning that there exists a stable stabilizing controller $G(s)$ for this
system. Note that the strong stabilization of $S$ can be easily verified using a well-known pole-zero test [15]. Suggested by the discussion made in [11], with no loss of generality suppose that $G(s)$ is multi-input single-output. Recall that $G(s)$ can be implemented in the hybrid configuration depicted in Figure 3(b). The main complexity of this digital-control scheme (the required processing time) is contingent upon the number of delays $\tau_1, \tau_2, \ldots, \tau_p$. Given some design specifications, since there are often an infinite number of stable controllers $G(s)$ satisfying these specifications, the objective of this subsection is to find the one whose digital implementation using the method developed here requires the least number of delays. Two methods will be proposed in the sequel for designing a stable controller $G(s)$ whose delay-based implementation is near-optimal, where:

- In method 1, the order of the unknown controller $G(s)$ is set a priori and the design specifications are rather general.
- In method 2, the order of the unknown controller $G(s)$ is arbitrary (not fixed), and the stability of the closed-loop system is the only design objective.

For the first method, denote the order of the controller $G(s)$ being designed as $n_c$ and the given design specifications $D$. Assume that the control specifications $D$ can be translated into a matrix inequality as

$$\mathcal{L}(A_c, B_c, C_c, R) \prec 0,$$

for some bilinear (quadratic) matrix operator $\mathcal{L}$ and a slack (matrix) variable $R$, where $\prec$ represents the matrix inequality in the negative-definite sense. It is noteworthy that many specifications such as guaranteed $H_2$ performance, guaranteed $H_{\infty}$ performance, robust pole-placement or any combinations of these specifications can be expressed in the above form (even the ones involving rank constraints) [13], [14]. In the case when $h$ is relatively small, the simplicity of the best piecewise linear approximation of $g(t)$ with the breakpoints belonging to $\{0, h, 2h, \ldots\}$ is directly related to how smooth this function is. Hence, the performance index

$$J := \int_0^\infty \|g''(t)\|_2^2 \, dt,$$

where $\| \cdot \|_2$ denotes the 2-norm operator, is a measure of the difficulty of approximating $g(t)$ by a piecewise linear function. In particular, when $J$ is equal to 0, the impulse response $g(t)$ must be a line. Thus, the goal is to minimize the performance index $J$ in order to find a controller $G(s)$ whose digital implementation is near-optimal. The stabilizable controller $G(s)$ being found can be assumed to be both controllable and observable (because of a small perturbation of a stabilizable controller always makes it controllable and observable). The space-state representation $(A_c, B_c, C_c)$ of $G(s)$ can be considered to be in the observable form, implying that $C_c$ is equal to $[1 \ 0 \ \cdots \ 0 \ ]$. Therefore, the only unknown parameters are $A_c$ and $B_c$. We introduce the following optimization problem.

**Optimization 1:** Minimize the scalar $\alpha$ subject to

$$\mathcal{L}(A_c, B_c, C_c, R) \prec 0,$$

$$\begin{bmatrix} A_c P + P A_c^T & A_c B_c \\ B_c^T A_c^T & -I \end{bmatrix} \prec 0,$$

$$\begin{bmatrix} -\alpha I & C_c A_c P \\ P A_c^T C_c^T & -P \end{bmatrix} \prec 0,$$

for matrix variables $A_c \in \mathbb{R}^{n_c \times n_c}$ and $B_c \in \mathbb{R}^{n_c \times r}$, a symmetric matrix variable $P \in \mathbb{R}^{n_c \times n_c}$ and a slack variable $R$ of appropriate dimension, where $A_c$ is in the (observable) canonical form.

Denote the optimal values of the matrices $A_c$ and $B_c$ solving Optimization 1 with $A_c^*$ and $B_c^*$, respectively. The objective is to show that Optimization 1 indeed minimizes the performance index $J$ and, more precisely, the optimal value of $\alpha$ is equal to the minimum of $J$.

**Theorem 2:** The controller $G(s)$ with the state-space matrices $(A_c^*, B_c^*, C_c)$ is stable, satisfies the design specifications $D$ and minimizes the performance index $J$.

Theorem 2 states that Optimization 1 yields a controller $G(s)$ whose digital implementation is near-optimal. Nevertheless, regardless of the constraint (1a) corresponding
to the given design specifications, the other constraints in Optimization 1 are nonlinear with respect to the variables $A_c$, $B_c$, and $P$. This is a common issue in many control problems for designing a fixed-order controller \cite{14}. However, it can be observed that if either $A_c$ or $B_c$, $P$ are fixed, the constraints (1b) and (1c) turn into linear matrix inequalities. Hence, one can start from a stable controller and solve this optimization problem iteratively by fixing $A_c$ and $B_c$, $P$ alternatively until a local solution is found.

Due to the design specifications being rather general, the complexity of Optimization 1 is not clear. As a second method, let the design specification $D$ be only the stability of the closed-loop system, the order of the controller $G(s)$ being found be unknown, and the controller be biproper if necessary ($G(s)$ was strictly proper in the previous method). Consider a single-input single output, stable, low-pass filter $\mathcal{F}(s)$ whose relative degree is greater than 2. Denote the impulse response of $\mathcal{F}(s)G(s)$ with $\bar{g}(t)$. Define a new performance index $\bar{J}$ as

$$\bar{J} := \int_0^\infty \|\bar{g}(t)\|_2^2 \; dt.$$  

Note that unlike the performance index $J$, the new index $\bar{J}$ operates on the filtered impulse response to remove any possible jitter that makes the second derivative of $g(t)$ unnecessarily high but does not affect the piecewise linear approximation of $g(t)$ noticeably. It will be shown in the sequel that although finding a stable, stabilizing controller $G(s)$ minimizing $\bar{J}$ may not be a convex problem, it can be cast as a well-known problem for which there exist different sufficient conditions in the convex form.

Since $\mathcal{F}(s)$ is stable with a relative degree greater than 2, the transfer function $s^2 \mathcal{F}(s)$ has a state-space realization as $(A_f, B_f, C_f, 0)$, where $A_f$ is a Hurwitz matrix. Design two matrix gains $L_1 \in \mathbb{R}^{m \times n}$ and $L_2 \in \mathbb{R}^{m \times r}$ such that the matrices $A + BL_1$ and $A + L_2 C$ become both Hurwitz. Consider the system

$$\dot{x}_f(t) = \begin{bmatrix} A + BL_1 + L_2 C & 0 \\ B_f L_1 & A_f \end{bmatrix} x_f(t) + \begin{bmatrix} -L_2 \\ 0 \end{bmatrix} y(t) + \begin{bmatrix} B \\ B_f \end{bmatrix} \zeta_1(t),$$

$$u_f(t) = \begin{bmatrix} 0 \\ C_f \end{bmatrix} x_f(t),$$

$$\zeta_2(t) = \begin{bmatrix} -C_2 \\ 0 \end{bmatrix} x_f(t) + y(t),$$

with the inputs $y(t), \zeta_1(t)$ and the outputs $u_f(t), \zeta_2(t)$. Find a finite-dimensional, stable, LTI controller from $\zeta_2(t)$ to $\zeta_1(t)$ to minimize the 2-norm of the transfer function from $g(t)$ to $u_f(t)$ in above control system, and denote it with $Q^*(s)$. It can be observed that finding $Q^*(s)$ amounts to a standard $H_2$ strong stabilization problem. Note that the closely related problems of $H_2$ strong stabilization and $H_\infty$ strong stabilization have been thoroughly investigated in several works \cite{15, 16}.

**Theorem 3:** Let $G(s)$ be taken as the controller given in Figure 5(b) with $Q(s)$ equal to $Q^*(s)$ and $M(s)$ with the control law

$$\dot{x}(t) = (A + BL_1 + L_2 C)x(t) - L_2 y(t) + B \zeta_1(t),$$

$$u(t) = L_1 x(t) + \zeta_1(t),$$

$$\zeta_2(t) = -C x(t) + y(t).$$

This choice of the controller $G(s)$ is stable, stabilizes the system $S$ and minimizes the performance index $\bar{J}$.

Theorem 3 states that finding a stable, stabilizing controller $G(s)$ with a near-optimal digital implementation amounts to the well-studied problem of stable $H_2$ optimal control (or $H_2$ strong stabilization). Note that the filter $\mathcal{F}(s)$ should be chosen meticulously in order to have a useful index $\bar{J}$ that truly accounts for the smoothness of $g(t)$. As an alternative to the index $\bar{J}$, it can be shown that the minimization of the simple index $\int_0^\infty \|g(t)\|_2^2 \; dt$ (with no differentiation involved) also leads to a near-optimal $g(t)$. This minimization can be converted to finding a stable $H_2$ optimal controller $Q(s)$ for the configuration given in Figure 5(b). As the final remark, note that once the function $g(t)$ is obtained using either of the methods presented earlier, the technique outlined in \cite{10} can be used to find a minimal set of delays $\{\tau_1, \tau_2, \ldots, \tau_p\}$.

**IV. NUMERICAL EXAMPLE**

Consider the 8th order unstable system given in Section VI of our recent paper \cite{10} together with the optimal LQG controller $G(s)$ designed therein for this system. Take the initial state of the system as the vector $[1 \ 1 \ \cdots \ 1]$. The objective of this section is to implement the stable controller $G(s)$ in a sampled-data control configuration with the sampling frequency $f_0 = 100$Hz under the assumption that the precision of the parameters of the digital controller is confined to four fractional digits. This assumption is made to ensure that the digital processor performs a reasonable truncation before any computation. As the first approach, let the controller $G(s)$ be converted to a conventional sampled-data controller using the step-invariant method and then the parameters of the digital controller be truncated to 4 significant fractional digits. The output of the system is plotted in Figure 6(a) to demonstrate that the closed-loop system is unstable. Note that this instability is only the result of reducing the infinite precision to four digits. If the sampling frequency is reduced to 10Hz, the closed-loop system will be still unstable, as illustrated in Figure 6(b).

In contrast, the controller $G(s)$ can be implemented in the hybrid configuration $G_d$ with the parameters

\[
\begin{bmatrix}
\tau_1 & \tau_2 & \cdots & \tau_{12} \\
3.15 & 4.7 & 6.7 & 10.1 & 13.55 & 17.11 & 20
\end{bmatrix},
\begin{bmatrix}
\alpha_1 & \alpha_2 & \cdots & \alpha_{12} \\
-84.1100 & 68.3058 & 0.4660 & -0.1936 & 28.2217 & -16.3791 & 5.3132
\end{bmatrix},
\begin{bmatrix}
\beta_1 & \beta_2 & \cdots & \beta_{12} \\
13.9861 & 0 & 0 & 0 & 0 & 0 & 0 & -0.0061
\end{bmatrix},
\]

which are obtained using the approximation technique discussed in \cite{10} and the method proposed here. The output and

7611
input of the system are plotted under both the continuous-time controller $G(s)$ and its hybrid implementation $\hat{G}_d$ in Figures 6(c) and 6(d). These figures clearly demonstrate that the proposed hybrid controller performs very similarly to the original LQG controller and that the relatively high sampling frequency $f_0 = 100$Hz does not cause a robustness issue.

V. CONCLUSIONS

Since a conventional sampled-data controller with a relatively high sampling frequency needs high-precision computation to cope with the robustness issues, this work proposes a new type of digital-control scheme for continuous-time systems associated with a high sampling frequency and low computational power. It is shown that every continuous-time stabilizing (LTI) controller can be implemented in a hybrid configuration composed of an ideal sampler, a digital controller, a number of modified second-order holds and possibly a unity feedback. The main advantage of this hybrid controller is that increasing the sampling frequency mainly affects the memory size of the controller, as opposed to its parameters. This property makes the controller robust to measurement and computational errors at high frequencies, and hence obviates the necessity of increasing the processing precision. Finding a continuous-time controller satisfying certain design specifications with a near-optimal digital implementation is also studied.

ACKNOWLEDGMENT

This research was supported by ONR MURI N00014-08-1-0747 “Scalable, Data-driven, and Provably-correct Analysis of Networks,” ARO MURI W911NF-08-1-0233 “Tools for the Analysis and Design of Complex Multi-Scale Networks,” and the Army’s W911NF-09-D-0001 Institute for Collaborative Biotechnology.

REFERENCES