A Caltech Library Service

Analog VLSI system for active drag reduction

Gupta, Bhusan and Goodman, Rodney and Jiang, Fukang and Tai, Yu-Chong and Tung, Steve and Ho, Chih-Ming (1996) Analog VLSI system for active drag reduction. In: Proceedings of Fifth International Conference on Microelectronics for Neural Networks. IEEE , Piscataway, NJ, pp. 45-51. ISBN 0818673737.

[img] PDF - Published Version
See Usage Policy.


Use this Persistent URL to link to this item:


We describe an analog CMOS VLSI system that can process real-time signals from surface-mounted shear stress sensors to detect regions of high shear stress along a surface in an airflow. The outputs of the CMOS circuit are used to actuate micromachined flaps with the goal of reducing this high shear stress on the surface and thereby lowering the total drag. We have designed, fabricated, and tested parts of this system in a wind tunnel in laminar and turbulent flow regimes.

Item Type:Book Section
Related URLs:
URLURL TypeDescription
Tai, Yu-Chong0000-0001-8529-106X
Additional Information:© 1996 IEEE. This work is supported in part by the Center for Neuromorphic Systems Engineering as a part of the National Science Foundation Engineering Research Center Program under grant EEC-9402726; and by the California Trade and Commerce Agency. Office of Strategic Technology under grant C94-0165. This work is also supported in part by ARPA/ONR under grant no. N00014-93-1-0990, and by an AFOSR University Research Initiative grant no. F49620-93-1-0332.
Funding AgencyGrant Number
Center for Neuromorphic Systems Engineering, CaltechUNSPECIFIED
California Trade and Commerce Agency, Office of Strategic TechnologyC94-0165
Advanced Research Projects Agency (ARPA)UNSPECIFIED
Office of Naval Research (ONR)N00014-93-1-0990
Air Force Office of Scientific Research (AFOSR)F49620-93-1-0332
Record Number:CaltechAUTHORS:20190429-151824427
Persistent URL:
Official Citation:B. Gupta, R. Goodman, Fukang Jiang, Yu-Chong Tai, S. Tung and Chih-Ming Ho, "Analog VLSI system for active drag reduction," Proceedings of Fifth International Conference on Microelectronics for Neural Networks, Lausanne, Switzerland, 1996, pp. 45-51. doi: 10.1109/MNNFS.1996.493771
Usage Policy:No commercial reproduction, distribution, display or performance rights in this work are provided.
ID Code:95083
Deposited By: George Porter
Deposited On:29 Apr 2019 22:47
Last Modified:16 Nov 2021 17:10

Repository Staff Only: item control page