Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published January 1986 | Published
Journal Article Open

A Hierarchical Timing Simulation Model


A hierarchical timing simulation model has been developed to deal with VLSI designs at any level of representation. A set of physically based parameters are used to characterize the behavior and timing of a semantic design object (cell) independent of its composition environment. As cells are composed, the parameters of the composite cell can be determined from those of the component cells either analytically or by simulation. Based on this model, a behavior-level simulator has been developed and combined with other tools to form an integrated design system that fully supports the structured design methodology.

Additional Information

© 1986 IEEE. Manuscript received October 8. 1984. This work was supported by the System Development Foundation.

Attached Files

Published - 01270186.pdf


Files (943.5 kB)
Name Size Download all
943.5 kB Preview Download

Additional details

August 19, 2023
March 5, 2024