Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published June 2, 2009 | Published
Book Section - Chapter Open

Power-Aware Speed Scaling in Processor Sharing Systems


Energy use of computer communication systems has quickly become a vital design consideration. One effective method for reducing energy consumption is dynamic speed scaling, which adapts the processing speed to the current load. This paper studies how to optimally scale speed to balance mean response time and mean energy consumption under processor sharing scheduling. Both bounds and asymptotics for the optimal speed scaling scheme are provided. These results show that a simple scheme that halts when the system is idle and uses a static rate while the system is busy provides nearly the same performance as the optimal dynamic speed scaling. However, the results also highlight that dynamic speed scaling provides at least one key benefit - significantly improved robustness to bursty traffic and mis-estimation of workload parameters.

Additional Information

© 2009 IEEE. Issue Date: 19-25 April 2009; Date of Current Version: 02 June 2009. This work was supported by grants from NSF CCF 0830511 and CNS 0435520, Microsoft Research, the Lee Center for Advanced Networking and the Australian Research Council. We are grateful for the feedback we received at the Allerton 2008 workshop [31] on our preliminary work on this topic.

Attached Files

Published - Wierman2009p8304Ieee_Infocom_2009_-_Ieee_Conference_On_Computer_Communications_Vols_1-5.pdf



Additional details

August 21, 2023
August 21, 2023