Published May 1995 | Version Published
Book Section - Chapter Open

A High-Resolution Non-Volatile Analog Memory Cell

  • 1. ROR icon California Institute of Technology

Abstract

A 3-transistor non-volatile analog storage cell with 14 bits effective resolution and rail-to-rail buffered voltage output is presented. The memory, which consists of charge stored on a MOS transistor floating gate, is written by means of hot-electron injection and erased by means of gate oxide tunneling. The circuit allows simultaneous memory reading and writing; by writing the memory under feedback control, errors due to oxide mismatch or trapping can be nearly eliminated, Small size and low power consumption make the cell especially attractive for use in analog neural networks. The cell is fabricated in a 2 μm n-well silicon Bi-CMOS process available from MOSIS.

Additional Information

© 1995 IEEE. This work was sponsored by a TRW graduate Fellowship and by the Office of Naval Research, ARPA, and the Beckman Foundation.

Attached Files

Published - 00523872.pdf

Files

00523872.pdf

Files (301.1 kB)

Name Size Download all
md5:dd7c36909703a93c8e6ae9bb8f33cf32
301.1 kB Preview Download

Additional details

Identifiers

Eprint ID
53642
Resolver ID
CaltechAUTHORS:20150113-150432993

Funding

TRW Graduate Fellowship
Office of Naval Research (ONR)
Advanced Research Projects Agency (ARPA)
Arnold and Mabel Beckman Foundation

Dates

Created
2015-01-13
Created from EPrint's datestamp field
Updated
2021-11-10
Created from EPrint's last_modified field