Welcome to the new version of CaltechAUTHORS. Login is currently restricted to library staff. If you notice any issues, please email coda@library.caltech.edu
Published January 13, 2015 | Published
Book Section - Chapter Open

Continuous-time adaptive delay system


We have developed an adaptive delay system that adjusts the delay of a delay element so that it matches the temporal disparity between the onset of two input signals. The delay is controlled either by an external bias voltage, or by an intrinsic signal derived from an adaptive block. The operation of the adaptive delay system is similar to that of a charge-pump phase-lock loop, with an extended lock-in range of more than 5 decades. Standard CMOS transistors are used in their subthreshold region. Experimental results from circuits fabricated in 2 μm CMOS technology are in agreement with the analysis

Additional Information

© 1994 IEEE. I would like to acknowledge Kwabena Boahen for multiple discussions during the development of this design; Tobi Delbruck, Dick Lyon and Rahul Sarpeshkar for insights and editorial inputs. I would also like to acknowledge the MOSIS foundation for the fabrication of this circuit.

Attached Files

Published - 00409212.pdf


Files (325.9 kB)
Name Size Download all
325.9 kB Preview Download

Additional details

August 20, 2023
August 20, 2023